國立虎尾科技大學 |

Language: English

Login

Back

Switch To: Labeled | MARC Mode | ISBD

FPGA prototyping by Verilog examples...

~

Chu, Pong P., (1959-)

FPGA prototyping by Verilog examples = Xilinx Spartan -3 version /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	FPGA prototyping by Verilog examples/ Pong P. Chu.
Reminder of title:	Xilinx Spartan -3 version /
Author:	Chu, Pong P.,
Published:	Hoboken, N.J. :J. Wiley & Sons, : c2008.,
Description:	1 online resource :ill. (some col.) :
Subject:	Field programmable gate arrays - Design and construction. -
Online resource:	http://onlinelibrary.wiley.com/book/10.1002/9780470374283
ISBN:	9780470374276 (electronic bk.)

FPGA prototyping by Verilog examples = Xilinx Spartan -3 version /
Chu, Pong P.,1959-

FPGA prototyping by Verilog examplesXilinx Spartan -3 version /[electronic resource] :Pong P. Chu. - Hoboken, N.J. :J. Wiley & Sons,c2008. - 1 online resource :ill. (some col.)

Includes bibliographical references (p. 485-486) and index.

ISBN: 9780470374276 (electronic bk.)Subjects--Topical Terms:

596376
Field programmable gate arrays
--Design and construction.

LC Class. No.: TK7895.G36 / C484 2008eb

Dewey Class. No.: 621.39/5

FPGA prototyping by Verilog examples = Xilinx Spartan -3 version /
LDR:00896cam a2200253 a 4500 001 780063
003 OCoLC
005 20130505095216.0
006 m o d
007 c| |n|||||||||
008 140310s2008 njua ob 001 0 eng d
020 $a 9780470374276 (electronic bk.)
020 $a 0470374276 (electronic bk.)
020 $a 9780470374283
020 $a 0470374284
020 $z 9780470185322
035 $a ocn608623168
050 4 $a TK7895.G36 $b C484 2008eb
082 0 4 $a 621.39/5 $2 22
100 1 $a Chu, Pong P., $d 1959- $3 596740
245 1 0 $a FPGA prototyping by Verilog examples $h [electronic resource] : $b Xilinx Spartan -3 version / $c Pong P. Chu.
260 $a Hoboken, N.J. : $b J. Wiley & Sons, $c c2008.
300 $a 1 online resource : $b ill. (some col.)
504 $a Includes bibliographical references (p. 485-486) and index.
588 $a Description based on print version record.
650 0 $a Field programmable gate arrays $x Design and construction. $3 596376
650 0 $a Prototypes, Engineering. $3 596741
650 0 $a Verilog (Computer hardware description language) $3 563915
856 4 0 $3 John Wiley $u http://onlinelibrary.wiley.com/book/10.1002/9780470374283

based on 0 review(s)

Multimedia

Reviews

Add a review and share your thoughts with other readers

Export

pickup library

Change password

Login