Chmielewski, Sławomir.
概要
| 作品: | 0 作品在 0 項出版品 0 種語言 | |
|---|---|---|
書目資訊
Logic Synthesis for FPGA-Based Control Units = Structural Decomposition in Logic Design /
by:
Chmielewski, Sławomir.; Barkalov, Alexander.; SpringerLink (Online service); Titarenko, Larysa.; Mielcarek, Kamil.
(書目-語言資料,印刷品)
, [http://id.loc.gov/vocabulary/relators/aut]