國立虎尾科技大學 |

Fundamentals of Bias Temperature Instability in MOS Transistors = Characterization Methods, Process and Materials Impact, DC and AC Modeling /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Fundamentals of Bias Temperature Instability in MOS Transistors/ edited by Souvik Mahapatra.
Reminder of title:	Characterization Methods, Process and Materials Impact, DC and AC Modeling /
other author:	Mahapatra, Souvik.
Description:	XVI, 269 p. 201 illus., 67 illus. in color.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electronic circuits. -
Online resource:	https://doi.org/10.1007/978-81-322-2508-9
ISBN:	9788132225089

Fundamentals of Bias Temperature Instability in MOS Transistors = Characterization Methods, Process and Materials Impact, DC and AC Modeling /
Fundamentals of Bias Temperature Instability in MOS TransistorsCharacterization Methods, Process and Materials Impact, DC and AC Modeling /[electronic resource] :edited by Souvik Mahapatra. - 1st ed. 2016. - XVI, 269 p. 201 illus., 67 illus. in color.online resource. - Springer Series in Advanced Microelectronics,521437-0387 ;. - Springer Series in Advanced Microelectronics,49.

Introduction: Bias Temperature Instability (BTI) in N and P Channel MOSFETs -- Characterization Methods for BTI Degradation and Associated Gate Insulator Defects -- Physical Mechanism of BTI Degradation – Direct Estimation of Trap Generation and Trapping -- Physical Mechanism of BTI Degradation –Modeling of Process and Material Dependence -- Reaction-Diffusion Model -- Modeling of DC and AC NBTI Degradation and Recovery for SiON and HKMG MOSFETs -- Index.

This book aims to cover different aspects of Bias Temperature Instability (BTI). BTI remains as an important reliability concern for CMOS transistors and circuits. Development of BTI resilient technology relies on utilizing artefact-free stress and measurement methods and suitable physics-based models for accurate determination of degradation at end-of-life, and understanding the gate insulator process impact on BTI. This book discusses different ultra-fast characterization techniques for recovery artefact free BTI measurements. It also covers different direct measurements techniques to access pre-existing and newly generated gate insulator traps responsible for BTI. The book provides a consistent physical framework for NBTI and PBTI respectively for p- and n- channel MOSFETs, consisting of trap generation and trapping. A physics-based compact model is presented to estimate measured BTI degradation in planar Si MOSFETs having differently processed SiON and HKMG gate insulators, in planar SiGe MOSFETs and also in Si FinFETs. The contents also include a detailed investigation of the gate insulator process dependence of BTI in differently processed SiON and HKMG MOSFETs. The book then goes on to discuss Reaction-Diffusion (RD) model to estimate generation of new traps for DC and AC NBTI stress, and Transient Trap Occupancy Model (TTOM) to estimate charge occupancy of generated traps and their contribution to BTI degradation. Finally, a comprehensive NBTI modeling framework including TTOM enabled RD model and hole trapping to predict time evolution of BTI degradation and recovery during and after DC stress for different stress and recovery biases and temperature, during consecutive arbitrary stress and recovery cycles, and during AC stress at different frequency and duty cycle. The contents of this book should prove useful to academia and professionals alike.

ISBN: 9788132225089

Standard No.: 10.1007/978-81-322-2508-9doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Fundamentals of Bias Temperature Instability in MOS Transistors = Characterization Methods, Process and Materials Impact, DC and AC Modeling /
LDR:03849nam a22004095i 4500 001 981720
003 DE-He213
005 20200705112928.0
007 cr nn 008mamaa
008 201211s2016 ii | s |||| 0|eng d
020 $a 9788132225089 $9 978-81-322-2508-9
024 7 $a 10.1007/978-81-322-2508-9 $2 doi
035 $a 978-81-322-2508-9
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
245 1 0 $a Fundamentals of Bias Temperature Instability in MOS Transistors $h [electronic resource] : $b Characterization Methods, Process and Materials Impact, DC and AC Modeling / $c edited by Souvik Mahapatra.
250 $a 1st ed. 2016.
264 1 $a New Delhi : $b Springer India : $b Imprint: Springer, $c 2016.
300 $a XVI, 269 p. 201 illus., 67 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Springer Series in Advanced Microelectronics, $x 1437-0387 ; $v 52
505 0 $a Introduction: Bias Temperature Instability (BTI) in N and P Channel MOSFETs -- Characterization Methods for BTI Degradation and Associated Gate Insulator Defects -- Physical Mechanism of BTI Degradation – Direct Estimation of Trap Generation and Trapping -- Physical Mechanism of BTI Degradation –Modeling of Process and Material Dependence -- Reaction-Diffusion Model -- Modeling of DC and AC NBTI Degradation and Recovery for SiON and HKMG MOSFETs -- Index.
520 $a This book aims to cover different aspects of Bias Temperature Instability (BTI). BTI remains as an important reliability concern for CMOS transistors and circuits. Development of BTI resilient technology relies on utilizing artefact-free stress and measurement methods and suitable physics-based models for accurate determination of degradation at end-of-life, and understanding the gate insulator process impact on BTI. This book discusses different ultra-fast characterization techniques for recovery artefact free BTI measurements. It also covers different direct measurements techniques to access pre-existing and newly generated gate insulator traps responsible for BTI. The book provides a consistent physical framework for NBTI and PBTI respectively for p- and n- channel MOSFETs, consisting of trap generation and trapping. A physics-based compact model is presented to estimate measured BTI degradation in planar Si MOSFETs having differently processed SiON and HKMG gate insulators, in planar SiGe MOSFETs and also in Si FinFETs. The contents also include a detailed investigation of the gate insulator process dependence of BTI in differently processed SiON and HKMG MOSFETs. The book then goes on to discuss Reaction-Diffusion (RD) model to estimate generation of new traps for DC and AC NBTI stress, and Transient Trap Occupancy Model (TTOM) to estimate charge occupancy of generated traps and their contribution to BTI degradation. Finally, a comprehensive NBTI modeling framework including TTOM enabled RD model and hole trapping to predict time evolution of BTI degradation and recovery during and after DC stress for different stress and recovery biases and temperature, during consecutive arbitrary stress and recovery cycles, and during AC stress at different frequency and duty cycle. The contents of this book should prove useful to academia and professionals alike.
650 0 $a Electronic circuits. $3 563332
650 0 $a Electronics. $3 596389
650 0 $a Microelectronics. $3 554956
650 0 $a Solid state physics. $3 641431
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 670219
650 2 4 $a Solid State Physics. $3 768851
700 1 $a Mahapatra, Souvik. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1101880
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9788132225072
776 0 8 $i Printed edition: $z 9788132225096
776 0 8 $i Printed edition: $z 9788132234241
830 0 $a Springer Series in Advanced Microelectronics, $x 1437-0387 ; $v 49 $3 1262386
856 4 0 $u https://doi.org/10.1007/978-81-322-2508-9
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)