語系: 繁體中文
說明(常見問題)
登入

Morgan Kaufmann series in systems on silicon

Titles

esl design and verification
esl design and verification
designing socs with configured cores
designing socs with configured cores
multiprocessor systems-on-chips
multiprocessor systems-on-chips
esl design and verification
esl design and verification
system-on-chip test architectures
system-on-chip test architectures
processor description languages
processor description languages
readings in hardware/software co-design
readings in hardware/software co-design
modeling embedded systems and soc's
modeling embedded systems and soc's
network processors
network processors
verification techniques for system-l...
verification techniques for system-level design
asic and fpga verification :
asic and fpga verification :
system designer's guide to vhdl-ams
system designer's guide to vhdl-ams
designer's guide to vhdl
designer's guide to vhdl
system-level design with rosetta
system-level design with rosetta
embedded systems and software valida...
embedded systems and software validation /
embedded dsp processor design
embedded dsp processor design
reconfigurable computing
reconfigurable computing
networks on chips
networks on chips
 
 
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入