ASIC design and synthesis : = RTL de...
Taraate, Vaibbhav.

 

  • ASIC design and synthesis : = RTL design using Verilog /
  • Record Type: Language materials, printed : Monograph/item
    Title/Author: ASIC design and synthesis :/ Vaibbhav Taraate.
    Reminder of title: RTL design using Verilog /
    Author: Taraate, Vaibbhav.
    Published: Singapore :Springer, : c2021.,
    Description: xxi, 330 p. :ill. (chiefly col.) ; : 24 cm.;
    Subject: Application-specific integrated circuits - Design. -
    ISBN: 9789813346413 (cloth) :
Items
  • 1 records • Pages 1 •
 
E047986 圖書館3F 書庫 一般圖書(BOOK) 一般圖書 621.3815 T1761 2021 一般使用(Normal) On shelf 0
  • 1 records • Pages 1 •
Reviews
Export
pickup library
 
 
Change password
Login