國立虎尾科技大學 |

Efficient Neural Network Accelerators for Low-Cost Edge Systems.

Record Type:	Language materials, manuscript : Monograph/item
Title/Author:	Efficient Neural Network Accelerators for Low-Cost Edge Systems./
Author:	Choi, Kyubaik.
Description:	1 online resource (116 pages)
Notes:	Source: Dissertations Abstracts International, Volume: 84-10, Section: B.
Contained By:	Dissertations Abstracts International84-10B.
Subject:	Electrical engineering. -
Online resource:	click for full text (PQDT)
ISBN:	9798379437404

Efficient Neural Network Accelerators for Low-Cost Edge Systems.
Choi, Kyubaik.

Efficient Neural Network Accelerators for Low-Cost Edge Systems. - 1 online resource (116 pages)

Source: Dissertations Abstracts International, Volume: 84-10, Section: B.

Thesis (Ph.D.)--University of Minnesota, 2023.

Includes bibliographical references

NN (Neural Network) based algorithms such as CNNs (Convolutional Neural Networks) or DNNs (Deep Neural Networks) have enabled many exciting computer vision and audio processing applications. However, the computational complexity of those NN based algorithms is significantly high to process the large amount of neuron computations. Even if the algorithmic complexity is optimized, most NN based algorithms are challenging to be executed on low-cost and low-power edge systems due to the lack of sufficient computational capability in low-cost, battery-powered edge devices. Therefore, low-cost and low-power edge devices require a highly optimized hardware accelerator to achieve better performance and low power in order to execute the NN-based algorithms.A possible solution would be to use a graphical processing unit (GPU). However, a GPU can require a large power budget and it is usually too expensive to be incorporated into an AI edge device. Moreover, a GPU achieves high throughput by processing several images at the same time while most AI edge devices use sequential data captured from sensors in real time. Therefore, an optimal solution is a field programmable gate array (FPGA) or ASIC (Application Specific Integrated Circuit) that has an advantage in processing a sequential data stream and provides high performance hardware acceleration with low power consumption, low latency and cost efficiency.This thesis proposes three efficient NN accelerator architectures and implementations that are suitable to be executed on FPGA or ASIC for low-power and low-cost edge systems. Firstly, we describe an optimized face detection and alignment for low-cost and low-power IoT systems. We utilize a multi-task, cascaded convolutional neural network and propose a highly optimized and customized hardware accelerator. Secondly, an efficient sparse neural network accelerator for low-cost edge systems is described. We propose highly optimized hardware architecture and implementation details to accelerate sparse data that is produced by a ReLU (Rectified Linear Unit) activation function. Lastly, we propose an efficient CNN accelerator for low-cost edge systems. MobileNetV2 is utilized as the basis of this accelerator and we optimize it for use in low-cost edge systems. Optimization techniques at both the algorithm and hardware design levels are described.The results from the above research efforts show improvements in performance and in hardware complexity, as will be described in the following chapters.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2024

Mode of access: World Wide Web

ISBN: 9798379437404Subjects--Topical Terms:

596380
Electrical engineering.
Subjects--Index Terms:

Neural networkIndex Terms--Genre/Form:

554714
Electronic books.

Efficient Neural Network Accelerators for Low-Cost Edge Systems.
LDR:03902ntm a22003977 4500 001 1141710
005 20240414211452.5
006 m o d
007 cr mn ---uuuuu
008 250605s2023 xx obm 000 0 eng d
020 $a 9798379437404
035 $a (MiAaPQ)AAI30317742
035 $a AAI30317742
040 $a MiAaPQ $b eng $c MiAaPQ $d NTU
100 1 $a Choi, Kyubaik. $3 1465656
245 1 0 $a Efficient Neural Network Accelerators for Low-Cost Edge Systems.
264 0 $c 2023
300 $a 1 online resource (116 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 84-10, Section: B.
500 $a Advisor: Sobelman, Gerald E.
502 $a Thesis (Ph.D.)--University of Minnesota, 2023.
504 $a Includes bibliographical references
520 $a NN (Neural Network) based algorithms such as CNNs (Convolutional Neural Networks) or DNNs (Deep Neural Networks) have enabled many exciting computer vision and audio processing applications. However, the computational complexity of those NN based algorithms is significantly high to process the large amount of neuron computations. Even if the algorithmic complexity is optimized, most NN based algorithms are challenging to be executed on low-cost and low-power edge systems due to the lack of sufficient computational capability in low-cost, battery-powered edge devices. Therefore, low-cost and low-power edge devices require a highly optimized hardware accelerator to achieve better performance and low power in order to execute the NN-based algorithms.A possible solution would be to use a graphical processing unit (GPU). However, a GPU can require a large power budget and it is usually too expensive to be incorporated into an AI edge device. Moreover, a GPU achieves high throughput by processing several images at the same time while most AI edge devices use sequential data captured from sensors in real time. Therefore, an optimal solution is a field programmable gate array (FPGA) or ASIC (Application Specific Integrated Circuit) that has an advantage in processing a sequential data stream and provides high performance hardware acceleration with low power consumption, low latency and cost efficiency.This thesis proposes three efficient NN accelerator architectures and implementations that are suitable to be executed on FPGA or ASIC for low-power and low-cost edge systems. Firstly, we describe an optimized face detection and alignment for low-cost and low-power IoT systems. We utilize a multi-task, cascaded convolutional neural network and propose a highly optimized and customized hardware accelerator. Secondly, an efficient sparse neural network accelerator for low-cost edge systems is described. We propose highly optimized hardware architecture and implementation details to accelerate sparse data that is produced by a ReLU (Rectified Linear Unit) activation function. Lastly, we propose an efficient CNN accelerator for low-cost edge systems. MobileNetV2 is utilized as the basis of this accelerator and we optimize it for use in low-cost edge systems. Optimization techniques at both the algorithm and hardware design levels are described.The results from the above research efforts show improvements in performance and in hardware complexity, as will be described in the following chapters.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2024
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
650 4 $a Information technology. $3 559429
653 $a Neural network
653 $a Network accelerators
653 $a Low-cost edge systems
653 $a Computer vision
653 $a Algorithmic complexity
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
690 $a 0489
690 $a 0800
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a University of Minnesota. $b Electrical Engineering. $3 1148492
773 0 $t Dissertations Abstracts International $g 84-10B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=30317742 $z click for full text (PQDT)