國立虎尾科技大學 |

Challenges and Opportunities in Future Multi-chiplet Architectures.

Record Type:	Language materials, manuscript : Monograph/item
Title/Author:	Challenges and Opportunities in Future Multi-chiplet Architectures./
Author:	Chirkov, Grigory.
Description:	1 online resource (151 pages)
Notes:	Source: Dissertations Abstracts International, Volume: 85-12, Section: B.
Contained By:	Dissertations Abstracts International85-12B.
Subject:	Computer engineering. -
Online resource:	click for full text (PQDT)
ISBN:	9798382808604

Challenges and Opportunities in Future Multi-chiplet Architectures.
Chirkov, Grigory.

Challenges and Opportunities in Future Multi-chiplet Architectures. - 1 online resource (151 pages)

Source: Dissertations Abstracts International, Volume: 85-12, Section: B.

Thesis (Ph.D.)--Princeton University, 2024.

Includes bibliographical references

The slowdown of Moore's Law has decreased the rate that transistor density has been increasing in silicon chips. These circumstances increasingly force computer architects to use multi-chiplet designs that divide the logic between multiple dies in a single package. The contemporary designs use the multi-chiplet paradigm to provide a one-time alleviation of the aforementioned problems. Moreover, multi-chiplet architectures introduce new challenges, including increased simulation complexity and higher inter-core latencies. At the same time, this paradigm creates new exciting opportunities, including post-tapeout heterogeneous integration and high bandwidth on-package interconnects. This dissertation aims to investigate the challenges and opportunities of multi-chiplet architectures deeper and provide the means of continuous performance scaling using chiplet design.First, it shows that the future scaling of on-package interconnects is a valuable resource that can increase the performance of multi-chiplet systems. In particular, it demonstrates that the old idea of bandwidth-demanding write-update coherence protocols adapted for modern multi-chiplet systems significantly improves their performance. Moreover, it shows that the performance improvement will continue to grow in the future systems and provide the source of continuous performance scaling. Second, this dissertation discusses the issues involved with modeling multi-chiplet architectures in current software simulators. It introduces SMAPPIC, a novel prototyping platform for large multi-chiplet systems using a cloud multi-FPGA setup that enables fast, scalable, accurate, and economic multi-chiplet modeling. It describes the platform's design and demonstrates many use cases enabled by SMAPPIC. The new tool promises to ease the burden of multi-chiplet modeling and provide a continuous source of optimizations in the future.Third, this dissertation discusses the problem of combining chiplets from different vendors in one heterogeneous System-in-Package. It shows how various competing coherent on-package interconnect standards can become a problem for future multi-chiplet systems and proposes Rosetta: an architecture for coherent inter-chiplet interconnect translation. Rosetta erases the boundaries of coherent on-package interconnect standards and enables future multi-chiplet systems to be more flexible and efficient with each new generation.Finally, this dissertation puts the proposed solutions in the context of previous works and discusses the prospects of multi-chiplet systems.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2024

Mode of access: World Wide Web

ISBN: 9798382808604Subjects--Topical Terms:

569006
Computer engineering.
Subjects--Index Terms:

Silicon chipsIndex Terms--Genre/Form:

554714
Electronic books.

Challenges and Opportunities in Future Multi-chiplet Architectures.
LDR:03939ntm a22003977 4500 001 1151709
005 20241118085740.5
006 m o d
007 cr mn ---uuuuu
008 250605s2024 xx obm 000 0 eng d
020 $a 9798382808604
035 $a (MiAaPQ)AAI31141776
035 $a AAI31141776
040 $a MiAaPQ $b eng $c MiAaPQ $d NTU
100 1 $a Chirkov, Grigory. $3 1478526
245 1 0 $a Challenges and Opportunities in Future Multi-chiplet Architectures.
264 0 $c 2024
300 $a 1 online resource (151 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 85-12, Section: B.
500 $a Advisor: Wentzlaff, David.
502 $a Thesis (Ph.D.)--Princeton University, 2024.
504 $a Includes bibliographical references
520 $a The slowdown of Moore's Law has decreased the rate that transistor density has been increasing in silicon chips. These circumstances increasingly force computer architects to use multi-chiplet designs that divide the logic between multiple dies in a single package. The contemporary designs use the multi-chiplet paradigm to provide a one-time alleviation of the aforementioned problems. Moreover, multi-chiplet architectures introduce new challenges, including increased simulation complexity and higher inter-core latencies. At the same time, this paradigm creates new exciting opportunities, including post-tapeout heterogeneous integration and high bandwidth on-package interconnects. This dissertation aims to investigate the challenges and opportunities of multi-chiplet architectures deeper and provide the means of continuous performance scaling using chiplet design.First, it shows that the future scaling of on-package interconnects is a valuable resource that can increase the performance of multi-chiplet systems. In particular, it demonstrates that the old idea of bandwidth-demanding write-update coherence protocols adapted for modern multi-chiplet systems significantly improves their performance. Moreover, it shows that the performance improvement will continue to grow in the future systems and provide the source of continuous performance scaling. Second, this dissertation discusses the issues involved with modeling multi-chiplet architectures in current software simulators. It introduces SMAPPIC, a novel prototyping platform for large multi-chiplet systems using a cloud multi-FPGA setup that enables fast, scalable, accurate, and economic multi-chiplet modeling. It describes the platform's design and demonstrates many use cases enabled by SMAPPIC. The new tool promises to ease the burden of multi-chiplet modeling and provide a continuous source of optimizations in the future.Third, this dissertation discusses the problem of combining chiplets from different vendors in one heterogeneous System-in-Package. It shows how various competing coherent on-package interconnect standards can become a problem for future multi-chiplet systems and proposes Rosetta: an architecture for coherent inter-chiplet interconnect translation. Rosetta erases the boundaries of coherent on-package interconnect standards and enables future multi-chiplet systems to be more flexible and efficient with each new generation.Finally, this dissertation puts the proposed solutions in the context of previous works and discusses the prospects of multi-chiplet systems.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2024
538 $a Mode of access: World Wide Web
650 4 $a Computer engineering. $3 569006
650 4 $a Computer science. $3 573171
650 4 $a Information technology. $3 559429
653 $a Silicon chips
653 $a Chiplet design
653 $a System-in-Package
653 $a Multi-chiplet architectures
653 $a SMAPPIC
655 7 $a Electronic books. $2 local $3 554714
690 $a 0464
690 $a 0489
690 $a 0984
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a Princeton University. $b Electrical and Computer Engineering. $3 1413580
773 0 $t Dissertations Abstracts International $g 85-12B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31141776 $z click for full text (PQDT)