Language:
English
繁體中文
Help
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Thread and data mapping for multicor...
~
Navaux, Philippe O. A.
Thread and data mapping for multicore systems = improving communication and memory accesses /
Record Type:
Language materials, printed : Monograph/item
Title/Author:
Thread and data mapping for multicore systems/ by Eduardo H. M. Cruz, Matthias Diener, Philippe O. A. Navaux.
Reminder of title:
improving communication and memory accesses /
Author:
Cruz, Eduardo H. M.
other author:
Diener, Matthias.
Published:
Cham :Springer International Publishing : : 2018.,
Description:
ix, 54 p. :ill., digital ; : 24 cm.;
Contained By:
Springer eBooks
Subject:
Parallel programming (Computer science) -
Online resource:
http://dx.doi.org/10.1007/978-3-319-91074-1
ISBN:
9783319910741
Thread and data mapping for multicore systems = improving communication and memory accesses /
Cruz, Eduardo H. M.
Thread and data mapping for multicore systems
improving communication and memory accesses /[electronic resource] :by Eduardo H. M. Cruz, Matthias Diener, Philippe O. A. Navaux. - Cham :Springer International Publishing :2018. - ix, 54 p. :ill., digital ;24 cm. - SpringerBriefs in computer science,2191-5768. - SpringerBriefs in computer science..
preface -- chapter 1: introduction -- chapter 2: Sharing-aware mapping and parallel architectures -- chapter 3: Sharing-aware mapping and parallel applications -- chapter 4: Sharing-Aware mapping methods -- chapter 5: Improving performance with Sharing-Aware mapping -- chapter 6: conclusion and research prospects -- index.
This book presents a study on how thread and data mapping techniques can be used to improve the performance of multi-core architectures. It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures. On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access. Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identified.
ISBN: 9783319910741
Standard No.: 10.1007/978-3-319-91074-1doiSubjects--Topical Terms:
557472
Parallel programming (Computer science)
LC Class. No.: QA76.642
Dewey Class. No.: 005.275
Thread and data mapping for multicore systems = improving communication and memory accesses /
LDR
:01968nam a2200325 a 4500
001
927640
003
DE-He213
005
20180704123915.0
006
m d
007
cr nn 008maaau
008
190626s2018 gw s 0 eng d
020
$a
9783319910741
$q
(electronic bk.)
020
$a
9783319910734
$q
(paper)
024
7
$a
10.1007/978-3-319-91074-1
$2
doi
035
$a
978-3-319-91074-1
040
$a
GP
$c
GP
041
0
$a
eng
050
4
$a
QA76.642
072
7
$a
UK
$2
bicssc
072
7
$a
COM067000
$2
bisacsh
082
0 4
$a
005.275
$2
23
090
$a
QA76.642
$b
.C957 2018
100
1
$a
Cruz, Eduardo H. M.
$3
1207071
245
1 0
$a
Thread and data mapping for multicore systems
$h
[electronic resource] :
$b
improving communication and memory accesses /
$c
by Eduardo H. M. Cruz, Matthias Diener, Philippe O. A. Navaux.
260
$a
Cham :
$c
2018.
$b
Springer International Publishing :
$b
Imprint: Springer,
300
$a
ix, 54 p. :
$b
ill., digital ;
$c
24 cm.
490
1
$a
SpringerBriefs in computer science,
$x
2191-5768
505
0
$a
preface -- chapter 1: introduction -- chapter 2: Sharing-aware mapping and parallel architectures -- chapter 3: Sharing-aware mapping and parallel applications -- chapter 4: Sharing-Aware mapping methods -- chapter 5: Improving performance with Sharing-Aware mapping -- chapter 6: conclusion and research prospects -- index.
520
$a
This book presents a study on how thread and data mapping techniques can be used to improve the performance of multi-core architectures. It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures. On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access. Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identified.
650
0
$a
Parallel programming (Computer science)
$3
557472
650
0
$a
Multiprocessors.
$3
636734
650
0
$a
Threads (Computer programs)
$3
598626
650
0
$a
Digital mapping.
$3
595361
650
1 4
$a
Computer Science.
$3
593922
650
2 4
$a
Computer Hardware.
$3
669779
650
2 4
$a
Software Engineering/Programming and Operating Systems.
$3
669780
700
1
$a
Diener, Matthias.
$3
1207072
700
1
$a
Navaux, Philippe O. A.
$3
1207073
710
2
$a
SpringerLink (Online service)
$3
593884
773
0
$t
Springer eBooks
830
0
$a
SpringerBriefs in computer science.
$3
883114
856
4 0
$u
http://dx.doi.org/10.1007/978-3-319-91074-1
950
$a
Computer Science (Springer-11645)
based on 0 review(s)
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login