Language:
English
繁體中文
Help
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Power-Efficient High-Speed Parallel-...
~
Doris, Kostas.
Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems
Record Type:
Language materials, printed : Monograph/item
Title/Author:
Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems/ by Yu Lin, Hans Hegt, Kostas Doris, Arthur H.M. van Roermund.
Author:
Lin, Yu.
other author:
Hegt, Hans.
Description:
IX, 115 p. 83 illus., 48 illus. in color.online resource. :
Contained By:
Springer Nature eBook
Subject:
Electronic circuits. -
Online resource:
https://doi.org/10.1007/978-3-319-17680-2
ISBN:
9783319176802
Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems
Lin, Yu.
Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems
[electronic resource] /by Yu Lin, Hans Hegt, Kostas Doris, Arthur H.M. van Roermund. - 1st ed. 2015. - IX, 115 p. 83 illus., 48 illus. in color.online resource. - Analog Circuits and Signal Processing,1872-082X. - Analog Circuits and Signal Processing,.
Introduction -- Enhancing ADC performance by exploiting signal properties -- Parallel-sampling ADC architecture for mult-carrier signals -- Implementations of the parallel-sampling ADC architecture -- Conclusions and recommendations.
This book addresses the challenges of designing high performance analog-to-digital converters (ADCs) based on the “smart data converters” concept, which implies context awareness, on-chip intelligence and adaptation. Readers will learn to exploit various information either a-priori or a-posteriori (obtained from devices, signals, applications or the ambient situations, etc.) for circuit and architecture optimization during the design phase or adaptation during operation, to enhance data converters performance, flexibility, robustness and power-efficiency. The authors focus on exploiting the a-priori knowledge of the system/application to develop enhancement techniques for ADCs, with particular emphasis on improving the power efficiency of high-speed and high-resolution ADCs for broadband multi-carrier systems.
ISBN: 9783319176802
Standard No.: 10.1007/978-3-319-17680-2doiSubjects--Topical Terms:
563332
Electronic circuits.
LC Class. No.: TK7888.4
Dewey Class. No.: 621.3815
Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems
LDR
:02532nam a22004095i 4500
001
960425
003
DE-He213
005
20200703070758.0
007
cr nn 008mamaa
008
201211s2015 gw | s |||| 0|eng d
020
$a
9783319176802
$9
978-3-319-17680-2
024
7
$a
10.1007/978-3-319-17680-2
$2
doi
035
$a
978-3-319-17680-2
050
4
$a
TK7888.4
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
072
7
$a
TJFC
$2
thema
082
0 4
$a
621.3815
$2
23
100
1
$a
Lin, Yu.
$e
author.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
1254346
245
1 0
$a
Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems
$h
[electronic resource] /
$c
by Yu Lin, Hans Hegt, Kostas Doris, Arthur H.M. van Roermund.
250
$a
1st ed. 2015.
264
1
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2015.
300
$a
IX, 115 p. 83 illus., 48 illus. in color.
$b
online resource.
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
347
$a
text file
$b
PDF
$2
rda
490
1
$a
Analog Circuits and Signal Processing,
$x
1872-082X
505
0
$a
Introduction -- Enhancing ADC performance by exploiting signal properties -- Parallel-sampling ADC architecture for mult-carrier signals -- Implementations of the parallel-sampling ADC architecture -- Conclusions and recommendations.
520
$a
This book addresses the challenges of designing high performance analog-to-digital converters (ADCs) based on the “smart data converters” concept, which implies context awareness, on-chip intelligence and adaptation. Readers will learn to exploit various information either a-priori or a-posteriori (obtained from devices, signals, applications or the ambient situations, etc.) for circuit and architecture optimization during the design phase or adaptation during operation, to enhance data converters performance, flexibility, robustness and power-efficiency. The authors focus on exploiting the a-priori knowledge of the system/application to develop enhancement techniques for ADCs, with particular emphasis on improving the power efficiency of high-speed and high-resolution ADCs for broadband multi-carrier systems.
650
0
$a
Electronic circuits.
$3
563332
650
0
$a
Electronics.
$3
596389
650
0
$a
Microelectronics.
$3
554956
650
1 4
$a
Circuits and Systems.
$3
670901
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
670219
700
1
$a
Hegt, Hans.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
1074752
700
1
$a
Doris, Kostas.
$e
author.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
1254347
700
1
$a
van Roermund, Arthur H.M.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
783010
710
2
$a
SpringerLink (Online service)
$3
593884
773
0
$t
Springer Nature eBook
776
0 8
$i
Printed edition:
$z
9783319176796
776
0 8
$i
Printed edition:
$z
9783319176819
776
0 8
$i
Printed edition:
$z
9783319368917
830
0
$a
Analog Circuits and Signal Processing,
$x
1872-082X
$3
1254348
856
4 0
$u
https://doi.org/10.1007/978-3-319-17680-2
912
$a
ZDB-2-ENG
912
$a
ZDB-2-SXE
950
$a
Engineering (SpringerNature-11647)
950
$a
Engineering (R0) (SpringerNature-43712)
based on 0 review(s)
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login