Radecka, Katarzyna.
Overview
| Works: | 3 works in 0 publications in 0 languages | |
|---|---|---|
Titles
Verification by error modeling : = using testing techniques in hardware verification
by:
Radecka, Katarzyna.; Zilic, Zeljko.; SpringerLink (Online service)
(Language materials, printed)