國立虎尾科技大學 |

Applied Reconfigurable Computing = 15th International Symposium, ARC 2019, Darmstadt, Germany, April 9–11, 2019, Proceedings /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Applied Reconfigurable Computing/ edited by Christian Hochberger, Brent Nelson, Andreas Koch, Roger Woods, Pedro Diniz.
其他題名:	15th International Symposium, ARC 2019, Darmstadt, Germany, April 9–11, 2019, Proceedings /
其他作者:	Hochberger, Christian.
面頁冊數:	XIII, 418 p. 217 illus., 110 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Computer hardware. -
電子資源:	https://doi.org/10.1007/978-3-030-17227-5
ISBN:	9783030172275

Applied Reconfigurable Computing = 15th International Symposium, ARC 2019, Darmstadt, Germany, April 9–11, 2019, Proceedings /
Applied Reconfigurable Computing15th International Symposium, ARC 2019, Darmstadt, Germany, April 9–11, 2019, Proceedings /[electronic resource] :edited by Christian Hochberger, Brent Nelson, Andreas Koch, Roger Woods, Pedro Diniz. - 1st ed. 2019. - XIII, 418 p. 217 illus., 110 illus. in color.online resource. - Theoretical Computer Science and General Issues ;11444. - Theoretical Computer Science and General Issues ;9163.

Applications -- Fault-Tolerant Architecture for On-Board Dual-Core Synthetic-Aperture Radar Imaging -- Optimizing CNN-based Hyperspectral Image Classification on FPGAs -- Supporting Columnar In-Memory Formats on FPGA: The Hardware Design of Fletcher for Apache Arrow -- A Novel Encoder for TDCs -- A Resource Reduced Application-Specific FPGA Switch -- Software-Defined FPGA Accelerator Design for Mobile Deep Learning Applications -- Partial Reconfiguration and Security -- Probabilistic Performance Modelling when using Partial Reconfiguration to Accelerate Streaming Applications with Non-Deterministic Task Scheduling -- Leveraging the Partial Reconfiguration Capability of FPGAs for Processor-Based Fail-Operational Systems -- (ReCo)Fuse Your PRC or Lose Security: Finally Reliable Reconfiguration-based Countermeasures on FPGAs -- Proof-Carrying Hardware versus the Stealthy Malicious LUT Hardware Trojan -- Secure Local Configuration of Intellectual Property Without a Trusted Third Party -- Image/Video Processing -- HiFlipVX: an Open Source High-Level Synthesis FPGA Library for Image Processing -- Real-time FPGA implementation of connected component labelling for a 4K video stream -- A Scalable FPGA-based Architecture for Depth Estimation in SLAM -- High-Level Synthesis -- Evaluating LULESH Kernels on OpenCL FPGA -- The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems -- Graph-based Code Restructuring Targeting HLS for FPGAs -- CGRAs and Vector Processing -- UltraSynth: Integration of a CGRA into a Control Engineering Environment -- Exploiting reconfigurable vector processing for energy-efficient computation in 3D-stacked memories -- Automatic Toolflow for VCGRA Generation to Enable CGRA Evaluation for Arithmetic Algorithms -- Architectures -- ReM: a Reconfigurable Multipotent Cell for New Distributed Reconfigurable Architectures -- Update or Invalidate: Influence of Coherence Protocols on Configurable HW Accelerators -- Design Frameworks and Methodology -- Hybrid Prototyping for Manycore Design and Validation -- Evaluation of FPGA Partitioning Schemes for Time and Space Sharing of Heterogeneous Tasks -- Invited Talk -- Third Party CAD Tools for FPGA Design | A Survey of the Current Landscape -- Convolutional Neural Networks -- Filter-wise Pruning Approach to FPGA Implementation of Fully Convolutional Network for Semantic Segmentation -- Exploring Data Size to Run Convolutional Neural Networks in Low Density FPGAs -- Faster Convolutional Neural Networks in Low Density FPGAs using Block Pruning.

This book constitutes the proceedings of the 15th International Symposium on Applied Reconfigurable Computing, ARC 2019, held in Darmstadt, Germany, in April 2019. The 20 full papers and 7 short papers presented in this volume were carefully reviewed and selected from 52 submissions. In addition, the volume contains 1 invited paper. The papers were organized in topical sections named: Applications; partial reconfiguration and security; image/video processing; high-level synthesis; CGRAs and vector processing; architectures; design frameworks and methodology; convolutional neural networks.

ISBN: 9783030172275

Standard No.: 10.1007/978-3-030-17227-5doiSubjects--Topical Terms:

1069242
Computer hardware.

LC Class. No.: QA75.5-76.95

Dewey Class. No.: 004

Applied Reconfigurable Computing = 15th International Symposium, ARC 2019, Darmstadt, Germany, April 9–11, 2019, Proceedings /
LDR:04756nam a22004215i 4500 001 1004687
003 DE-He213
005 20200703155053.0
007 cr nn 008mamaa
008 210106s2019 gw | s |||| 0|eng d
020 $a 9783030172275 $9 978-3-030-17227-5
024 7 $a 10.1007/978-3-030-17227-5 $2 doi
035 $a 978-3-030-17227-5
050 4 $a QA75.5-76.95
050 4 $a TK7885-7895
072 7 $a UK $2 bicssc
072 7 $a COM067000 $2 bisacsh
072 7 $a UK $2 thema
082 0 4 $a 004 $2 23
245 1 0 $a Applied Reconfigurable Computing $h [electronic resource] : $b 15th International Symposium, ARC 2019, Darmstadt, Germany, April 9–11, 2019, Proceedings / $c edited by Christian Hochberger, Brent Nelson, Andreas Koch, Roger Woods, Pedro Diniz.
250 $a 1st ed. 2019.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2019.
300 $a XIII, 418 p. 217 illus., 110 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Theoretical Computer Science and General Issues ; $v 11444
505 0 $a Applications -- Fault-Tolerant Architecture for On-Board Dual-Core Synthetic-Aperture Radar Imaging -- Optimizing CNN-based Hyperspectral Image Classification on FPGAs -- Supporting Columnar In-Memory Formats on FPGA: The Hardware Design of Fletcher for Apache Arrow -- A Novel Encoder for TDCs -- A Resource Reduced Application-Specific FPGA Switch -- Software-Defined FPGA Accelerator Design for Mobile Deep Learning Applications -- Partial Reconfiguration and Security -- Probabilistic Performance Modelling when using Partial Reconfiguration to Accelerate Streaming Applications with Non-Deterministic Task Scheduling -- Leveraging the Partial Reconfiguration Capability of FPGAs for Processor-Based Fail-Operational Systems -- (ReCo)Fuse Your PRC or Lose Security: Finally Reliable Reconfiguration-based Countermeasures on FPGAs -- Proof-Carrying Hardware versus the Stealthy Malicious LUT Hardware Trojan -- Secure Local Configuration of Intellectual Property Without a Trusted Third Party -- Image/Video Processing -- HiFlipVX: an Open Source High-Level Synthesis FPGA Library for Image Processing -- Real-time FPGA implementation of connected component labelling for a 4K video stream -- A Scalable FPGA-based Architecture for Depth Estimation in SLAM -- High-Level Synthesis -- Evaluating LULESH Kernels on OpenCL FPGA -- The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems -- Graph-based Code Restructuring Targeting HLS for FPGAs -- CGRAs and Vector Processing -- UltraSynth: Integration of a CGRA into a Control Engineering Environment -- Exploiting reconfigurable vector processing for energy-efficient computation in 3D-stacked memories -- Automatic Toolflow for VCGRA Generation to Enable CGRA Evaluation for Arithmetic Algorithms -- Architectures -- ReM: a Reconfigurable Multipotent Cell for New Distributed Reconfigurable Architectures -- Update or Invalidate: Influence of Coherence Protocols on Configurable HW Accelerators -- Design Frameworks and Methodology -- Hybrid Prototyping for Manycore Design and Validation -- Evaluation of FPGA Partitioning Schemes for Time and Space Sharing of Heterogeneous Tasks -- Invited Talk -- Third Party CAD Tools for FPGA Design | A Survey of the Current Landscape -- Convolutional Neural Networks -- Filter-wise Pruning Approach to FPGA Implementation of Fully Convolutional Network for Semantic Segmentation -- Exploring Data Size to Run Convolutional Neural Networks in Low Density FPGAs -- Faster Convolutional Neural Networks in Low Density FPGAs using Block Pruning.
520 $a This book constitutes the proceedings of the 15th International Symposium on Applied Reconfigurable Computing, ARC 2019, held in Darmstadt, Germany, in April 2019. The 20 full papers and 7 short papers presented in this volume were carefully reviewed and selected from 52 submissions. In addition, the volume contains 1 invited paper. The papers were organized in topical sections named: Applications; partial reconfiguration and security; image/video processing; high-level synthesis; CGRAs and vector processing; architectures; design frameworks and methodology; convolutional neural networks.
650 0 $a Computer hardware. $3 1069242
650 0 $2 lc $a Operating systems (Computers). $3 868175
650 0 $a Software engineering. $3 562952
650 0 $a Architecture, Computer. $3 1255731
650 0 $a Special purpose computers. $3 1204562
650 0 $a Artificial intelligence. $3 559380
650 1 4 $a Computer Hardware. $3 669779
650 2 4 $a Operating Systems. $3 669804
650 2 4 $a Software Engineering. $3 669632
650 2 4 $a Computer System Implementation. $3 669803
650 2 4 $a Special Purpose and Application-Based Systems. $3 669833
650 2 4 $a Artificial Intelligence. $3 646849
700 1 $a Hochberger, Christian. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1298206
700 1 $a Nelson, Brent. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1298207
700 1 $a Koch, Andreas. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 785127
700 1 $a Woods, Roger. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1298208
700 1 $a Diniz, Pedro. $e editor. $1 https://orcid.org/0000-0003-3131-9367 $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1298209
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030172268
776 0 8 $i Printed edition: $z 9783030172282
830 0 $a Theoretical Computer Science and General Issues ; $v 9163 $3 1253524
856 4 0 $u https://doi.org/10.1007/978-3-030-17227-5
912 $a ZDB-2-SCS
912 $a ZDB-2-SXCS
912 $a ZDB-2-LNC
950 $a Computer Science (SpringerNature-11645)
950 $a Computer Science (R0) (SpringerNature-43710)