國立虎尾科技大學 |

Massive MIMO Detection Algorithm and VLSI Architecture

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Massive MIMO Detection Algorithm and VLSI Architecture/ by Leibo Liu, Guiqiang Peng, Shaojun Wei.
作者:	Liu, Leibo.
其他作者:	Peng, Guiqiang.
面頁冊數:	XVI, 336 p. 186 illus., 120 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Computer engineering. -
電子資源:	https://doi.org/10.1007/978-981-13-6362-7
ISBN:	9789811363627

Massive MIMO Detection Algorithm and VLSI Architecture
Liu, Leibo.

Massive MIMO Detection Algorithm and VLSI Architecture[electronic resource] /by Leibo Liu, Guiqiang Peng, Shaojun Wei. - 1st ed. 2019. - XVI, 336 p. 186 illus., 120 illus. in color.online resource.

Chapter 1 Introduction -- Chapter 2 Linear Massive MIMO Detection Algorithm -- Chapter 3 Architecture of Linear Massive MIMO Detection -- Chapter 4 Nonlinear Massive MIMO Signal Detection Algorithm -- Chapter 5 Hardware Architecture for Nonlinear Massive MIMO Detection -- Chapter 6 Dynamic Reconfigurable Chips for Massive MIMO Detection -- Chapter 7 Prospect of the VLSI Architecture for Massive MIMO Detection.

This book introduces readers to a reconfigurable chip architecture for future wireless communication systems, such as 5G and beyond. The proposed architecture perfectly meets the demands for future mobile communication solutions to support different standards, algorithms, and antenna sizes, and to accommodate the evolution of standards and algorithms. It employs massive MIMO detection algorithms, which combine the advantages of low complexity and high parallelism, and can fully meet the requirements for detection accuracy. Further, the architecture is implemented using ASIC, which offers high energy efficiency, high area efficiency and low detection error. After introducing massive MIMO detection algorithms and circuit architectures, the book describes the ASIC implementation for verifying the massive MIMO detection. In turn, it provides detailed information on the proposed reconfigurable architecture: the data path and configuration path for massive MIMO detection algorithms, including the processing unit, interconnections, storage mechanism, configuration information format, and configuration method. .

ISBN: 9789811363627

Standard No.: 10.1007/978-981-13-6362-7doiSubjects--Topical Terms:

569006
Computer engineering.

LC Class. No.: QA75.5-76.95

Dewey Class. No.: 004

Massive MIMO Detection Algorithm and VLSI Architecture
LDR:02918nam a22004095i 4500 001 1008884
003 DE-He213
005 20200703091357.0
007 cr nn 008mamaa
008 210106s2019 si | s |||| 0|eng d
020 $a 9789811363627 $9 978-981-13-6362-7
024 7 $a 10.1007/978-981-13-6362-7 $2 doi
035 $a 978-981-13-6362-7
050 4 $a QA75.5-76.95
050 4 $a TK7885-7895
072 7 $a UK $2 bicssc
072 7 $a COM067000 $2 bisacsh
072 7 $a UK $2 thema
082 0 4 $a 004 $2 23
100 1 $a Liu, Leibo. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1204809
245 1 0 $a Massive MIMO Detection Algorithm and VLSI Architecture $h [electronic resource] / $c by Leibo Liu, Guiqiang Peng, Shaojun Wei.
250 $a 1st ed. 2019.
264 1 $a Singapore : $b Springer Singapore : $b Imprint: Springer, $c 2019.
300 $a XVI, 336 p. 186 illus., 120 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Chapter 1 Introduction -- Chapter 2 Linear Massive MIMO Detection Algorithm -- Chapter 3 Architecture of Linear Massive MIMO Detection -- Chapter 4 Nonlinear Massive MIMO Signal Detection Algorithm -- Chapter 5 Hardware Architecture for Nonlinear Massive MIMO Detection -- Chapter 6 Dynamic Reconfigurable Chips for Massive MIMO Detection -- Chapter 7 Prospect of the VLSI Architecture for Massive MIMO Detection.
520 $a This book introduces readers to a reconfigurable chip architecture for future wireless communication systems, such as 5G and beyond. The proposed architecture perfectly meets the demands for future mobile communication solutions to support different standards, algorithms, and antenna sizes, and to accommodate the evolution of standards and algorithms. It employs massive MIMO detection algorithms, which combine the advantages of low complexity and high parallelism, and can fully meet the requirements for detection accuracy. Further, the architecture is implemented using ASIC, which offers high energy efficiency, high area efficiency and low detection error. After introducing massive MIMO detection algorithms and circuit architectures, the book describes the ASIC implementation for verifying the massive MIMO detection. In turn, it provides detailed information on the proposed reconfigurable architecture: the data path and configuration path for massive MIMO detection algorithms, including the processing unit, interconnections, storage mechanism, configuration information format, and configuration method. .
650 0 $a Computer engineering. $3 569006
650 0 $a Computer hardware. $3 1069242
650 0 $a Electronic circuits. $3 563332
650 0 $a Wireless communication systems. $3 562740
650 0 $a Mobile communication systems. $3 562917
650 0 $a Information theory. $3 595305
650 1 4 $a Computer Hardware. $3 669779
650 2 4 $a Circuits and Systems. $3 670901
650 2 4 $a Computer Engineering. $3 796158
650 2 4 $a Wireless and Mobile Communication. $3 1207058
650 2 4 $a Information and Communication, Circuits. $3 671312
700 1 $a Peng, Guiqiang. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1302763
700 1 $a Wei, Shaojun. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1204811
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9789811363610
776 0 8 $i Printed edition: $z 9789811363634
776 0 8 $i Printed edition: $z 9789811363641
856 4 0 $u https://doi.org/10.1007/978-981-13-6362-7
912 $a ZDB-2-SCS
912 $a ZDB-2-SXCS
950 $a Computer Science (SpringerNature-11645)
950 $a Computer Science (R0) (SpringerNature-43710)