國立虎尾科技大學 |

Transactions on High-Performance Embedded Architectures and Compilers V

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Transactions on High-Performance Embedded Architectures and Compilers V/ edited by Cristina Silvano, Koen Bertels, Michael Schulte.
其他作者:	Silvano, Cristina.
面頁冊數:	IX, 141 p. 88 illus., 36 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Control Structures and Microprogramming. -
電子資源:	https://doi.org/10.1007/978-3-662-58834-5
ISBN:	9783662588345

Transactions on High-Performance Embedded Architectures and Compilers V
Transactions on High-Performance Embedded Architectures and Compilers V[electronic resource] /edited by Cristina Silvano, Koen Bertels, Michael Schulte. - 1st ed. 2019. - IX, 141 p. 88 illus., 36 illus. in color.online resource. - Transactions on High-Performance Embedded Architectures and Compilers,112251864-306X ;. - Transactions on High-Performance Embedded Architectures and Compilers,11225.

Efficient Mapping of Streaming Applications for Image Processing on Graphics Cards.-Programmable and Scalable Architecture for Graphics Processing Units -- Circular Buffers with Multiple Overlapping Windows for Cyclic Task Graphs -- A Hardware-Accelerated Estimation-Based Power Profiling Unit. - Enabling Early Power-Aware Embedded Software Design and On-Chip Power Management -- The Abstract Streaming Machine: Compile-Time Performance Modelling of Stream Programs on Heterogeneous Multiprocessors -- Prototyping a Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability -- A Dynamic Reconfigurable Super-VLIW Architecture for a Fault Tolerant Nanoscale Design.

Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This 5th issue contains extended versions of papers by the best paper award candidates of IC-SAMOS 2009 and the SAMOS 2009 Workshop, colocated events of the 9th International Symposium on Systems, Architectures, Modeling and Simulation, SAMOS 2009, held in Samos, Greece, in 2009. The 7 papers included in this volume were carefully reviewed and selected. The papers cover research on embedded processor hardware/software design and integration and present challenging research trends.

ISBN: 9783662588345

Standard No.: 10.1007/978-3-662-58834-5doiSubjects--Topical Terms:

669788
Control Structures and Microprogramming.

LC Class. No.: QA76.9.C62

Dewey Class. No.: 004

Transactions on High-Performance Embedded Architectures and Compilers V
LDR:03294nam a22004215i 4500 001 1009690
003 DE-He213
005 20200701112130.0
007 cr nn 008mamaa
008 210106s2019 gw | s |||| 0|eng d
020 $a 9783662588345 $9 978-3-662-58834-5
024 7 $a 10.1007/978-3-662-58834-5 $2 doi
035 $a 978-3-662-58834-5
050 4 $a QA76.9.C62
072 7 $a UMB $2 bicssc
072 7 $a COM036000 $2 bisacsh
072 7 $a UMB $2 thema
072 7 $a UYF $2 thema
082 0 4 $a 004 $2 23
245 1 0 $a Transactions on High-Performance Embedded Architectures and Compilers V $h [electronic resource] / $c edited by Cristina Silvano, Koen Bertels, Michael Schulte.
250 $a 1st ed. 2019.
264 1 $a Berlin, Heidelberg : $b Springer Berlin Heidelberg : $b Imprint: Springer, $c 2019.
300 $a IX, 141 p. 88 illus., 36 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Transactions on High-Performance Embedded Architectures and Compilers, $x 1864-306X ; $v 11225
505 0 $a Efficient Mapping of Streaming Applications for Image Processing on Graphics Cards.-Programmable and Scalable Architecture for Graphics Processing Units -- Circular Buffers with Multiple Overlapping Windows for Cyclic Task Graphs -- A Hardware-Accelerated Estimation-Based Power Profiling Unit. - Enabling Early Power-Aware Embedded Software Design and On-Chip Power Management -- The Abstract Streaming Machine: Compile-Time Performance Modelling of Stream Programs on Heterogeneous Multiprocessors -- Prototyping a Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability -- A Dynamic Reconfigurable Super-VLIW Architecture for a Fault Tolerant Nanoscale Design.
520 $a Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This 5th issue contains extended versions of papers by the best paper award candidates of IC-SAMOS 2009 and the SAMOS 2009 Workshop, colocated events of the 9th International Symposium on Systems, Architectures, Modeling and Simulation, SAMOS 2009, held in Samos, Greece, in 2009. The 7 papers included in this volume were carefully reviewed and selected. The papers cover research on embedded processor hardware/software design and integration and present challenging research trends.
650 2 4 $a Control Structures and Microprogramming. $3 669788
650 0 $a Arithmetic and logic units, Computer. $3 1255170
650 0 $a Microprogramming . $3 1257366
650 0 $a Logic design. $3 561473
650 0 $a Architecture, Computer. $3 1255731
650 0 $2 lc $a Operating systems (Computers). $3 868175
650 0 $a Programming languages (Electronic computers). $3 1127615
650 1 4 $a Arithmetic and Logic Structures. $3 672631
650 2 4 $a Logic Design. $3 670915
650 2 4 $a Computer System Implementation. $3 669803
650 2 4 $a Operating Systems. $3 669804
650 2 4 $a Programming Languages, Compilers, Interpreters. $3 669782
700 1 $a Silvano, Cristina. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 782043
700 1 $a Bertels, Koen. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 888745
700 1 $a Schulte, Michael. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1000521
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783662588338
776 0 8 $i Printed edition: $z 9783662588352
830 0 $a Transactions on High-Performance Embedded Architectures and Compilers, $x 1864-306X ; $v 11225 $3 1303673
856 4 0 $u https://doi.org/10.1007/978-3-662-58834-5
912 $a ZDB-2-SCS
912 $a ZDB-2-SXCS
912 $a ZDB-2-LNC
950 $a Computer Science (SpringerNature-11645)
950 $a Computer Science (R0) (SpringerNature-43710)