國立虎尾科技大學 |

Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission/ by Nereo Markulic, Kuba Raczkowski, Jan Craninckx, Piet Wambacq.
作者:	Markulic, Nereo.
其他作者:	Raczkowski, Kuba.
面頁冊數:	XXIII, 138 p. 97 illus., 23 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Electronic circuits. -
電子資源:	https://doi.org/10.1007/978-3-030-10958-5
ISBN:	9783030109585

Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission
Markulic, Nereo.

Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission[electronic resource] /by Nereo Markulic, Kuba Raczkowski, Jan Craninckx, Piet Wambacq. - 1st ed. 2019. - XXIII, 138 p. 97 illus., 23 illus. in color.online resource. - Analog Circuits and Signal Processing,1872-082X. - Analog Circuits and Signal Processing,.

Chapter 1. Introduction -- Chapter 2. A Digital-to-Time Converter based Subsampling PLL for Fractional Synthesis -- Chapter 3. A Background-Calibrated Subsampling PLL for Phase/Frequency Modulation -- Chapter 4. A Background-Calibrated Digital Subsampling Polar Transmitter -- Chapter 5. Conclusion and Future Outlook.

This book explains concepts behind fractional subsampling-based frequency synthesis that is re-shaping today’s art in the field of low-noise LO generation. It covers advanced material, giving clear guidance for development of background-calibrated environments capable of spur-free synthesis and wideband phase modulation. It further expands the concepts into the field of subsampling polar transmission, where the newly developed architecture enables unprecedented spectral efficiency levels, unquestionably required by the upcoming generation of wireless standards. Guides development of DTC-based Fractional-N Subsampling PLL and Subsampling Polar Transmitters, covering material from fundamental theory, over system level considerations to building block IC implementation; Describes a fully background-calibrated environment that can used in general context of fractional frequency synthesis and/or phase/frequency modulation; Presents three IC implementations, showing system level analysis, design methodology, circuit details and measurement results.

ISBN: 9783030109585

Standard No.: 10.1007/978-3-030-10958-5doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission
LDR:02813nam a22003975i 4500 001 1011479
003 DE-He213
005 20200630165055.0
007 cr nn 008mamaa
008 210106s2019 gw | s |||| 0|eng d
020 $a 9783030109585 $9 978-3-030-10958-5
024 7 $a 10.1007/978-3-030-10958-5 $2 doi
035 $a 978-3-030-10958-5
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Markulic, Nereo. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1305655
245 1 0 $a Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission $h [electronic resource] / $c by Nereo Markulic, Kuba Raczkowski, Jan Craninckx, Piet Wambacq.
250 $a 1st ed. 2019.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2019.
300 $a XXIII, 138 p. 97 illus., 23 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Analog Circuits and Signal Processing, $x 1872-082X
505 0 $a Chapter 1. Introduction -- Chapter 2. A Digital-to-Time Converter based Subsampling PLL for Fractional Synthesis -- Chapter 3. A Background-Calibrated Subsampling PLL for Phase/Frequency Modulation -- Chapter 4. A Background-Calibrated Digital Subsampling Polar Transmitter -- Chapter 5. Conclusion and Future Outlook.
520 $a This book explains concepts behind fractional subsampling-based frequency synthesis that is re-shaping today’s art in the field of low-noise LO generation. It covers advanced material, giving clear guidance for development of background-calibrated environments capable of spur-free synthesis and wideband phase modulation. It further expands the concepts into the field of subsampling polar transmission, where the newly developed architecture enables unprecedented spectral efficiency levels, unquestionably required by the upcoming generation of wireless standards. Guides development of DTC-based Fractional-N Subsampling PLL and Subsampling Polar Transmitters, covering material from fundamental theory, over system level considerations to building block IC implementation; Describes a fully background-calibrated environment that can used in general context of fractional frequency synthesis and/or phase/frequency modulation; Presents three IC implementations, showing system level analysis, design methodology, circuit details and measurement results.
650 0 $a Electronic circuits. $3 563332
650 0 $a Electronics. $3 596389
650 0 $a Microelectronics. $3 554956
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Electronic Circuits and Devices. $3 782968
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 670219
700 1 $a Raczkowski, Kuba. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1305656
700 1 $a Craninckx, Jan. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 677959
700 1 $a Wambacq, Piet. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1263604
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030109578
776 0 8 $i Printed edition: $z 9783030109592
830 0 $a Analog Circuits and Signal Processing, $x 1872-082X $3 1254348
856 4 0 $u https://doi.org/10.1007/978-3-030-10958-5
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)