國立虎尾科技大學 |

Architecture of Computing Systems – ARCS 2020 = 33rd International Conference, Aachen, Germany, May 25–28, 2020, Proceedings /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Architecture of Computing Systems – ARCS 2020/ edited by André Brinkmann, Wolfgang Karl, Stefan Lankes, Sven Tomforde, Thilo Pionteck, Carsten Trinitis.
其他題名:	33rd International Conference, Aachen, Germany, May 25–28, 2020, Proceedings /
其他作者:	Trinitis, Carsten.
面頁冊數:	XII, 257 p. 112 illus., 62 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Input/Output and Data Communications. -
電子資源:	https://doi.org/10.1007/978-3-030-52794-5
ISBN:	9783030527945

Architecture of Computing Systems – ARCS 2020 = 33rd International Conference, Aachen, Germany, May 25–28, 2020, Proceedings /
Architecture of Computing Systems – ARCS 202033rd International Conference, Aachen, Germany, May 25–28, 2020, Proceedings /[electronic resource] :edited by André Brinkmann, Wolfgang Karl, Stefan Lankes, Sven Tomforde, Thilo Pionteck, Carsten Trinitis. - 1st ed. 2020. - XII, 257 p. 112 illus., 62 illus. in color.online resource. - Theoretical Computer Science and General Issues ;12155. - Theoretical Computer Science and General Issues ;9163.

Main Conference -- Approximate Data Dependence Pro ling based on Abstract Interval and Congruent Domains -- Evaluating Dynamic Task Scheduling with Priorities and Adaptive Aging in a Task-based Runtime System -- An Architecture for Solving the Eigenvalue Problem on Embedded FPGAs -- ECC Memory for Fault Tolerant RISC-V Processors -- 3D Optimisation of Software Application Mappings on Heterogeneous MPSoCs -- Towards a Priority-Based Task Distribution Strategy for an Artificial Hormone System -- He..ro DB: A Concept for Parallel Data Processing on Heterogeneous Hardware -- Investigating Transactional Memory for High Performance Embedded Systems -- X-CEL: A Method to Estimate Near-Memory Acceleration Potential in Tile-based MPSoCs -- Engineering an Optimized Instruction Set Architecture for AMIDAR Processors -- Scaling Logic Locking Schemes to Multi-Module Hardware Designs -- Exploration of Power Domain Partitioning with Concurrent Task Mapping and Scheduling for Application-specific Multi-core SoCs -- FORMUS3IC Workshop -- Scalable, Decentralized Battery Management System Based on Self-Organizing Nodes -- Security Improvements by Separating the Cryptographic Protocol from the Network Stack onto a Multi-MCU Architecture -- Equally Distributed Bus-Communication Access Rights for Inter MCU Communication using Multimaster SPI -- Workshop on Computer Architectures in Space (CompSpace) -- On the Evaluation of SEU Effects on AXI Interconnect within AP-SoCs -- Satellite Onboard Data Reduction using a Risc-V core inside an RTG4-based Data Processing Pipeline -- Workshop on Parallel Systems and Algorithms (PASA) -- Accelerating Real-Time Applications with Predictable Work-Stealing.

This book constitutes the proceedings of the 33rd International Conference on Architecture of Computing Systems, ARCS 2020, held in Aachen, Germany, in May 2020.* The 12 full papers in this volume were carefully reviewed and selected from 33 submissions. 6 workshop papers are also included. ARCS has always been a conference attracting leading-edge research outcomes in Computer Architecture and Operating Systems, including a wide spectrum of topics ranging from embedded and real-time systems all the way to large-scale and parallel systems. The selected papers focus on concepts and tools for incorporating self-adaptation and self-organization mechanisms in high-performance computing systems. This includes upcoming approaches for runtime modifications at various abstraction levels, ranging from hardware changes to goal changes and their impact on architectures, technologies, and languages. *The conference was canceled due to the COVID-19 pandemic.

ISBN: 9783030527945

Standard No.: 10.1007/978-3-030-52794-5doiSubjects--Topical Terms:

669873
Input/Output and Data Communications.

LC Class. No.: TK5105.5-5105.9

Dewey Class. No.: 004.6

Architecture of Computing Systems – ARCS 2020 = 33rd International Conference, Aachen, Germany, May 25–28, 2020, Proceedings /
LDR:04219nam a22004095i 4500 001 1019365
003 DE-He213
005 20200708134538.0
007 cr nn 008mamaa
008 210318s2020 gw | s |||| 0|eng d
020 $a 9783030527945 $9 978-3-030-52794-5
024 7 $a 10.1007/978-3-030-52794-5 $2 doi
035 $a 978-3-030-52794-5
050 4 $a TK5105.5-5105.9
072 7 $a UKN $2 bicssc
072 7 $a COM075000 $2 bisacsh
072 7 $a UKN $2 thema
082 0 4 $a 004.6 $2 23
245 1 0 $a Architecture of Computing Systems – ARCS 2020 $h [electronic resource] : $b 33rd International Conference, Aachen, Germany, May 25–28, 2020, Proceedings / $c edited by André Brinkmann, Wolfgang Karl, Stefan Lankes, Sven Tomforde, Thilo Pionteck, Carsten Trinitis.
250 $a 1st ed. 2020.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2020.
300 $a XII, 257 p. 112 illus., 62 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Theoretical Computer Science and General Issues ; $v 12155
505 0 $a Main Conference -- Approximate Data Dependence Pro ling based on Abstract Interval and Congruent Domains -- Evaluating Dynamic Task Scheduling with Priorities and Adaptive Aging in a Task-based Runtime System -- An Architecture for Solving the Eigenvalue Problem on Embedded FPGAs -- ECC Memory for Fault Tolerant RISC-V Processors -- 3D Optimisation of Software Application Mappings on Heterogeneous MPSoCs -- Towards a Priority-Based Task Distribution Strategy for an Artificial Hormone System -- He..ro DB: A Concept for Parallel Data Processing on Heterogeneous Hardware -- Investigating Transactional Memory for High Performance Embedded Systems -- X-CEL: A Method to Estimate Near-Memory Acceleration Potential in Tile-based MPSoCs -- Engineering an Optimized Instruction Set Architecture for AMIDAR Processors -- Scaling Logic Locking Schemes to Multi-Module Hardware Designs -- Exploration of Power Domain Partitioning with Concurrent Task Mapping and Scheduling for Application-specific Multi-core SoCs -- FORMUS3IC Workshop -- Scalable, Decentralized Battery Management System Based on Self-Organizing Nodes -- Security Improvements by Separating the Cryptographic Protocol from the Network Stack onto a Multi-MCU Architecture -- Equally Distributed Bus-Communication Access Rights for Inter MCU Communication using Multimaster SPI -- Workshop on Computer Architectures in Space (CompSpace) -- On the Evaluation of SEU Effects on AXI Interconnect within AP-SoCs -- Satellite Onboard Data Reduction using a Risc-V core inside an RTG4-based Data Processing Pipeline -- Workshop on Parallel Systems and Algorithms (PASA) -- Accelerating Real-Time Applications with Predictable Work-Stealing.
520 $a This book constitutes the proceedings of the 33rd International Conference on Architecture of Computing Systems, ARCS 2020, held in Aachen, Germany, in May 2020.* The 12 full papers in this volume were carefully reviewed and selected from 33 submissions. 6 workshop papers are also included. ARCS has always been a conference attracting leading-edge research outcomes in Computer Architecture and Operating Systems, including a wide spectrum of topics ranging from embedded and real-time systems all the way to large-scale and parallel systems. The selected papers focus on concepts and tools for incorporating self-adaptation and self-organization mechanisms in high-performance computing systems. This includes upcoming approaches for runtime modifications at various abstraction levels, ranging from hardware changes to goal changes and their impact on architectures, technologies, and languages. *The conference was canceled due to the COVID-19 pandemic.
650 2 4 $a Input/Output and Data Communications. $3 669873
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Computer System Implementation. $3 669803
650 1 4 $a Computer Communication Networks. $3 669310
650 0 $a Input-output equipment (Computers). $3 1254918
650 0 $a Microprocessors. $3 632481
650 0 $a Architecture, Computer. $3 1255731
650 0 $a Computer communication systems. $3 1115394
700 1 $a Trinitis, Carsten. $e editor. $1 https://orcid.org/0000-0002-6750-3652 $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1286448
700 1 $a Pionteck, Thilo. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1268286
700 1 $a Tomforde, Sven. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1197895
700 1 $a Lankes, Stefan. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1256605
700 1 $a Karl, Wolfgang. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1258359
700 1 $a Brinkmann, André. $e editor. $1 https://orcid.org/0000-0003-3083-2775 $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1314621
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030527938
776 0 8 $i Printed edition: $z 9783030527952
830 0 $a Theoretical Computer Science and General Issues ; $v 9163 $3 1253524
856 4 0 $u https://doi.org/10.1007/978-3-030-52794-5
912 $a ZDB-2-SCS
912 $a ZDB-2-SXCS
912 $a ZDB-2-LNC
950 $a Computer Science (SpringerNature-11645)
950 $a Computer Science (R0) (SpringerNature-43710)