國立虎尾科技大學 |

Automated Analysis of Virtual Prototypes at the Electronic System Level = Design Understanding and Applications /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Automated Analysis of Virtual Prototypes at the Electronic System Level/ by Mehran Goli, Rolf Drechsler.
其他題名:	Design Understanding and Applications /
作者:	Goli, Mehran.
其他作者:	Drechsler, Rolf.
面頁冊數:	XXI, 166 p. 53 illus.online resource. :
Contained By:	Springer Nature eBook
標題:	Processor Architectures. -
電子資源:	https://doi.org/10.1007/978-3-030-44282-8
ISBN:	9783030442828

Automated Analysis of Virtual Prototypes at the Electronic System Level = Design Understanding and Applications /
Goli, Mehran.

Automated Analysis of Virtual Prototypes at the Electronic System LevelDesign Understanding and Applications /[electronic resource] :by Mehran Goli, Rolf Drechsler. - 1st ed. 2020. - XXI, 166 p. 53 illus.online resource.

Chapter 1. Introduction -- Chapter 2. Background -- Chapter 3. Design Understanding Methodology -- Chapter 4. Application I: Verification -- Chapter 5. Application II: Security Validation -- Chapter 6. Application III: Design Space Exploration -- Chapter 7. Conclusion.

This book describes a set of SystemC‐based virtual prototype analysis methodologies, including design understanding, verification, security validation, and design space exploration. Readers will gain an overview of the latest research results in the field of Electronic Design Automation (EDA) at the Electronic System Level (ESL). The methodologies discussed enable readers to tackle easily key tasks and applications in the design process. Provides an extensive introduction to the field of SystemC‐based virtual prototype (VP) analysis at the electronic system level; Describes a design understanding methodology from both debugger-based and compiler‐based perspectives; Illustrates a semi‐formal verification approach to check the validity of a given VP against its specification, user‐defined rules and protocol; Discusses a security validation approach to validate the run‐time behavior of a given VP-based SoC against security threat models, such as information leakage (confidentiality) and unauthorized access to data in a memory (integrity); Describes a design space exploration approach for SystemC-based VPs to guide designers to know under which error limits, different portions of a given VP can be approximated at different granularity levels.

ISBN: 9783030442828

Standard No.: 10.1007/978-3-030-44282-8doiSubjects--Topical Terms:

669787
Processor Architectures.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Automated Analysis of Virtual Prototypes at the Electronic System Level = Design Understanding and Applications /
LDR:02924nam a22003975i 4500 001 1019807
003 DE-He213
005 20200701052721.0
007 cr nn 008mamaa
008 210318s2020 gw | s |||| 0|eng d
020 $a 9783030442828 $9 978-3-030-44282-8
024 7 $a 10.1007/978-3-030-44282-8 $2 doi
035 $a 978-3-030-44282-8
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Goli, Mehran. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1315144
245 1 0 $a Automated Analysis of Virtual Prototypes at the Electronic System Level $h [electronic resource] : $b Design Understanding and Applications / $c by Mehran Goli, Rolf Drechsler.
250 $a 1st ed. 2020.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2020.
300 $a XXI, 166 p. 53 illus. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Chapter 1. Introduction -- Chapter 2. Background -- Chapter 3. Design Understanding Methodology -- Chapter 4. Application I: Verification -- Chapter 5. Application II: Security Validation -- Chapter 6. Application III: Design Space Exploration -- Chapter 7. Conclusion.
520 $a This book describes a set of SystemC‐based virtual prototype analysis methodologies, including design understanding, verification, security validation, and design space exploration. Readers will gain an overview of the latest research results in the field of Electronic Design Automation (EDA) at the Electronic System Level (ESL). The methodologies discussed enable readers to tackle easily key tasks and applications in the design process. Provides an extensive introduction to the field of SystemC‐based virtual prototype (VP) analysis at the electronic system level; Describes a design understanding methodology from both debugger-based and compiler‐based perspectives; Illustrates a semi‐formal verification approach to check the validity of a given VP against its specification, user‐defined rules and protocol; Discusses a security validation approach to validate the run‐time behavior of a given VP-based SoC against security threat models, such as information leakage (confidentiality) and unauthorized access to data in a memory (integrity); Describes a design space exploration approach for SystemC-based VPs to guide designers to know under which error limits, different portions of a given VP can be approximated at different granularity levels.
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Cyber-physical systems, IoT. $3 1226036
650 1 4 $a Circuits and Systems. $3 670901
650 0 $a Microprocessors. $3 632481
650 0 $a Embedded computer systems. $3 562313
650 0 $a Internet of things. $3 1023130
650 0 $a Computer engineering. $3 569006
650 0 $a Electronic circuits. $3 563332
700 1 $a Drechsler, Rolf. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 670948
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030442811
776 0 8 $i Printed edition: $z 9783030442835
776 0 8 $i Printed edition: $z 9783030442842
856 4 0 $u https://doi.org/10.1007/978-3-030-44282-8
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)