國立虎尾科技大學 |

The Fourth Terminal = Benefits of Body-Biasing Techniques for FDSOI Circuits and Systems /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	The Fourth Terminal/ edited by Sylvain Clerc, Thierry Di Gilio, Andreia Cathelin.
其他題名:	Benefits of Body-Biasing Techniques for FDSOI Circuits and Systems /
其他作者:	Cathelin, Andreia.
面頁冊數:	XVI, 431 p. 338 illus., 284 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Processor Architectures. -
電子資源:	https://doi.org/10.1007/978-3-030-39496-7
ISBN:	9783030394967

The Fourth Terminal = Benefits of Body-Biasing Techniques for FDSOI Circuits and Systems /
The Fourth TerminalBenefits of Body-Biasing Techniques for FDSOI Circuits and Systems /[electronic resource] :edited by Sylvain Clerc, Thierry Di Gilio, Andreia Cathelin. - 1st ed. 2020. - XVI, 431 p. 338 illus., 284 illus. in color.online resource. - Integrated Circuits and Systems,1558-9412. - Integrated Circuits and Systems,.

Introduction -- What for Body Bias -- Design Examples: system and signal path -- Body Bias Voltage Generation and Infrastructure -- Conclusion.

This book discusses the advantages and challenges of Body-Biasing for integrated circuits and systems, together with the deployment of the design infrastructure needed to generate this Body-Bias voltage. These new design solutions enable state of the art energy efficiency and system flexibility for the latest applications, such as Internet of Things and 5G communications. Provides readers with a single-source reference to Body-Biasing Techniques for FDSOI Circuits and Systems; Describes integrated circuit design techniques specific to deep submicron Ultra Thin Body and Box Fully-Depleted Silicon on Insulator CMOS technology; Presents the first coherent collection of FDSOI specific design techniques, for applications ranging from analog, RF, mmW to SRAM design, embedded power management and energy efficient digital design.

ISBN: 9783030394967

Standard No.: 10.1007/978-3-030-39496-7doiSubjects--Topical Terms:

669787
Processor Architectures.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

The Fourth Terminal = Benefits of Body-Biasing Techniques for FDSOI Circuits and Systems /
LDR:02451nam a22004095i 4500 001 1020798
003 DE-He213
005 20200704143953.0
007 cr nn 008mamaa
008 210318s2020 gw | s |||| 0|eng d
020 $a 9783030394967 $9 978-3-030-39496-7
024 7 $a 10.1007/978-3-030-39496-7 $2 doi
035 $a 978-3-030-39496-7
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
245 1 4 $a The Fourth Terminal $h [electronic resource] : $b Benefits of Body-Biasing Techniques for FDSOI Circuits and Systems / $c edited by Sylvain Clerc, Thierry Di Gilio, Andreia Cathelin.
250 $a 1st ed. 2020.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2020.
300 $a XVI, 431 p. 338 illus., 284 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Integrated Circuits and Systems, $x 1558-9412
505 0 $a Introduction -- What for Body Bias -- Design Examples: system and signal path -- Body Bias Voltage Generation and Infrastructure -- Conclusion.
520 $a This book discusses the advantages and challenges of Body-Biasing for integrated circuits and systems, together with the deployment of the design infrastructure needed to generate this Body-Bias voltage. These new design solutions enable state of the art energy efficiency and system flexibility for the latest applications, such as Internet of Things and 5G communications. Provides readers with a single-source reference to Body-Biasing Techniques for FDSOI Circuits and Systems; Describes integrated circuit design techniques specific to deep submicron Ultra Thin Body and Box Fully-Depleted Silicon on Insulator CMOS technology; Presents the first coherent collection of FDSOI specific design techniques, for applications ranging from analog, RF, mmW to SRAM design, embedded power management and energy efficient digital design.
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Electronic Circuits and Devices. $3 782968
650 1 4 $a Circuits and Systems. $3 670901
650 0 $a Microprocessors. $3 632481
650 0 $a Electronic circuits. $3 563332
700 1 $a Cathelin, Andreia. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1316352
700 1 $a Di Gilio, Thierry. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1316351
700 1 $a Clerc, Sylvain. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1316350
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030394950
776 0 8 $i Printed edition: $z 9783030394974
776 0 8 $i Printed edition: $z 9783030394981
830 0 $a Integrated Circuits and Systems, $x 1558-9412 $3 1255009
856 4 0 $u https://doi.org/10.1007/978-3-030-39496-7
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)