國立虎尾科技大學 |

The Art of Timing Closure = Advanced ASIC Design Implementation /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	The Art of Timing Closure/ by Khosrow Golshan.
Reminder of title:	Advanced ASIC Design Implementation /
Author:	Golshan, Khosrow.
Description:	XIX, 204 p. 46 illus.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electronic circuits. -
Online resource:	https://doi.org/10.1007/978-3-030-49636-4
ISBN:	9783030496364

The Art of Timing Closure = Advanced ASIC Design Implementation /
Golshan, Khosrow.

The Art of Timing ClosureAdvanced ASIC Design Implementation /[electronic resource] :by Khosrow Golshan. - 1st ed. 2020. - XIX, 204 p. 46 illus.online resource.

Chapter 1. Introduction -- Chapter 2. Design Implementation Data Structures and Settings -- Chapter 3. Design Constraints Development -- Chapter 4. Multiple Modes and Multiple Corners Development -- Chapter 5. Concurrent Floor Planning and Placement -- Chapter 6. Placement and Timing Analysis -- Chapter 7. Clock Tree Synthesis and Timing Analysis -- Chapter 8. Detail Route and Timing, Power Analysis -- Chapter 9. Final Route and Timing Closure in all Modes and Corners -- Chapter 10. Functional and Physical Verification.

The Art of Timing Closure is written using a hands-on approach to describe advanced concepts and techniques using Multi-Mode Multi-Corner (MMMC) for an advanced ASIC design implementation. It focuses on the physical design, Static Timing Analysis (STA), formal and physical verification. The scripts in this book are based on Cadence® Encounter System™. However, if the reader uses a different EDA tool, that tool’s commands are similar to those shown in this book. The topics covered are as follows: Data Structures Multi-Mode Multi-Corner Analysis Design Constraints Floorplan and Timing Placement and Timing Clock Tree Synthesis Final Route and Timing Design Signoff Rather than go into great technical depth, the author emphasizes short, clear descriptions which are implemented by references to authoritative manuscripts. It is the goal of this book to capture the essence of physical design and timing analysis at each stage of the physical design, and to show the reader that physical design and timing analysis engineering should be viewed as a single area of expertise. This book is intended for anyone who is involved in ASIC design implementation -- starting from physical design to final design signoff. Target audiences for this book are practicing ASIC design implementation engineers and students undertaking advanced courses in ASIC design. Provides readers with a hands-on, step-by-step approach to solving physical design and timing closure problems faced in designing for today’s advanced technology nodes; Helps ASIC designers to be conversant with all aspects of ASIC design implementation stages including advance node device processes and libraries, place-and-route and verification; Enables improvement of so called “RTL-to-GDS” cycle time, by incorporating Multiple Mode Multiple Corner (MMMC) timing closure techniques in every step of physical design. .

ISBN: 9783030496364

Standard No.: 10.1007/978-3-030-49636-4doiSubjects--Topical Terms:

563332
Electronic circuits.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

The Art of Timing Closure = Advanced ASIC Design Implementation /
LDR:03753nam a22003975i 4500 001 1021212
003 DE-He213
005 20200803130849.0
007 cr nn 008mamaa
008 210318s2020 gw | s |||| 0|eng d
020 $a 9783030496364 $9 978-3-030-49636-4
024 7 $a 10.1007/978-3-030-49636-4 $2 doi
035 $a 978-3-030-49636-4
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Golshan, Khosrow. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1316821
245 1 4 $a The Art of Timing Closure $h [electronic resource] : $b Advanced ASIC Design Implementation / $c by Khosrow Golshan.
250 $a 1st ed. 2020.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2020.
300 $a XIX, 204 p. 46 illus. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Chapter 1. Introduction -- Chapter 2. Design Implementation Data Structures and Settings -- Chapter 3. Design Constraints Development -- Chapter 4. Multiple Modes and Multiple Corners Development -- Chapter 5. Concurrent Floor Planning and Placement -- Chapter 6. Placement and Timing Analysis -- Chapter 7. Clock Tree Synthesis and Timing Analysis -- Chapter 8. Detail Route and Timing, Power Analysis -- Chapter 9. Final Route and Timing Closure in all Modes and Corners -- Chapter 10. Functional and Physical Verification.
520 $a The Art of Timing Closure is written using a hands-on approach to describe advanced concepts and techniques using Multi-Mode Multi-Corner (MMMC) for an advanced ASIC design implementation. It focuses on the physical design, Static Timing Analysis (STA), formal and physical verification. The scripts in this book are based on Cadence® Encounter System™. However, if the reader uses a different EDA tool, that tool’s commands are similar to those shown in this book. The topics covered are as follows: Data Structures Multi-Mode Multi-Corner Analysis Design Constraints Floorplan and Timing Placement and Timing Clock Tree Synthesis Final Route and Timing Design Signoff Rather than go into great technical depth, the author emphasizes short, clear descriptions which are implemented by references to authoritative manuscripts. It is the goal of this book to capture the essence of physical design and timing analysis at each stage of the physical design, and to show the reader that physical design and timing analysis engineering should be viewed as a single area of expertise. This book is intended for anyone who is involved in ASIC design implementation -- starting from physical design to final design signoff. Target audiences for this book are practicing ASIC design implementation engineers and students undertaking advanced courses in ASIC design. Provides readers with a hands-on, step-by-step approach to solving physical design and timing closure problems faced in designing for today’s advanced technology nodes; Helps ASIC designers to be conversant with all aspects of ASIC design implementation stages including advance node device processes and libraries, place-and-route and verification; Enables improvement of so called “RTL-to-GDS” cycle time, by incorporating Multiple Mode Multiple Corner (MMMC) timing closure techniques in every step of physical design. .
650 0 $a Electronic circuits. $3 563332
650 0 $a Microprocessors. $3 632481
650 0 $a Electronics. $3 596389
650 0 $a Microelectronics. $3 554956
650 1 4 $a Circuits and Systems. $3 670901
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 670219
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030496357
776 0 8 $i Printed edition: $z 9783030496371
776 0 8 $i Printed edition: $z 9783030496388
856 4 0 $u https://doi.org/10.1007/978-3-030-49636-4
912 $a ZDB-2-SCS
912 $a ZDB-2-SXCS
950 $a Computer Science (SpringerNature-11645)
950 $a Computer Science (R0) (SpringerNature-43710)