語系:
繁體中文
English
說明(常見問題)
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
In-Memory Computing = Synthesis and ...
~
Shirinzadeh, Saeideh.
In-Memory Computing = Synthesis and Optimization /
紀錄類型:
書目-語言資料,印刷品 : Monograph/item
正題名/作者:
In-Memory Computing/ by Saeideh Shirinzadeh, Rolf Drechsler.
其他題名:
Synthesis and Optimization /
作者:
Shirinzadeh, Saeideh.
其他作者:
Drechsler, Rolf.
面頁冊數:
XI, 115 p. 29 illus., 12 illus. in color.online resource. :
Contained By:
Springer Nature eBook
標題:
Electronics and Microelectronics, Instrumentation. -
電子資源:
https://doi.org/10.1007/978-3-030-18026-3
ISBN:
9783030180263
In-Memory Computing = Synthesis and Optimization /
Shirinzadeh, Saeideh.
In-Memory Computing
Synthesis and Optimization /[electronic resource] :by Saeideh Shirinzadeh, Rolf Drechsler. - 1st ed. 2020. - XI, 115 p. 29 illus., 12 illus. in color.online resource.
Chapter 1: Introduction -- Chapter 2: Background -- Chapter 3: BDD Optimization and Approximation: A Multi-Criteria Approach -- Chapter 4: Synthesis for Logic-in-Memory Computing using RRAM -- Chapter 5: Compilation and Wear Le0veling for Programmable Logic-in-Memory (PLiM) Architecture -- Chapter 6: Conclusions.
This book describes a comprehensive approach for synthesis and optimization of logic-in-memory computing hardware and architectures using memristive devices, which creates a firm foundation for practical applications. Readers will get familiar with a new generation of computer architectures that potentially can perform faster, as the necessity for communication between the processor and memory is surpassed. The discussion includes various synthesis methodologies and optimization algorithms targeting implementation cost metrics including latency and area overhead as well as the reliability issue caused by short memory lifetime. Presents a comprehensive synthesis flow for the emerging field of logic-in-memory computing; Describes automated compilation of programmable logic-in-memory computer architectures; Includes several effective optimization algorithm also applicable to classical logic synthesis; Investigates unbalanced write traffic in logic-in-memory architectures and describes wear leveling approaches to alleviate it.
ISBN: 9783030180263
Standard No.: 10.1007/978-3-030-18026-3doiSubjects--Topical Terms:
670219
Electronics and Microelectronics, Instrumentation.
LC Class. No.: TK7888.4
Dewey Class. No.: 621.3815
In-Memory Computing = Synthesis and Optimization /
LDR
:02702nam a22003975i 4500
001
1022969
003
DE-He213
005
20200701150354.0
007
cr nn 008mamaa
008
210318s2020 gw | s |||| 0|eng d
020
$a
9783030180263
$9
978-3-030-18026-3
024
7
$a
10.1007/978-3-030-18026-3
$2
doi
035
$a
978-3-030-18026-3
050
4
$a
TK7888.4
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
072
7
$a
TJFC
$2
thema
082
0 4
$a
621.3815
$2
23
100
1
$a
Shirinzadeh, Saeideh.
$e
author.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
1318777
245
1 0
$a
In-Memory Computing
$h
[electronic resource] :
$b
Synthesis and Optimization /
$c
by Saeideh Shirinzadeh, Rolf Drechsler.
250
$a
1st ed. 2020.
264
1
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2020.
300
$a
XI, 115 p. 29 illus., 12 illus. in color.
$b
online resource.
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
347
$a
text file
$b
PDF
$2
rda
505
0
$a
Chapter 1: Introduction -- Chapter 2: Background -- Chapter 3: BDD Optimization and Approximation: A Multi-Criteria Approach -- Chapter 4: Synthesis for Logic-in-Memory Computing using RRAM -- Chapter 5: Compilation and Wear Le0veling for Programmable Logic-in-Memory (PLiM) Architecture -- Chapter 6: Conclusions.
520
$a
This book describes a comprehensive approach for synthesis and optimization of logic-in-memory computing hardware and architectures using memristive devices, which creates a firm foundation for practical applications. Readers will get familiar with a new generation of computer architectures that potentially can perform faster, as the necessity for communication between the processor and memory is surpassed. The discussion includes various synthesis methodologies and optimization algorithms targeting implementation cost metrics including latency and area overhead as well as the reliability issue caused by short memory lifetime. Presents a comprehensive synthesis flow for the emerging field of logic-in-memory computing; Describes automated compilation of programmable logic-in-memory computer architectures; Includes several effective optimization algorithm also applicable to classical logic synthesis; Investigates unbalanced write traffic in logic-in-memory architectures and describes wear leveling approaches to alleviate it.
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
670219
650
2 4
$a
Processor Architectures.
$3
669787
650
1 4
$a
Circuits and Systems.
$3
670901
650
0
$a
Microelectronics.
$3
554956
650
0
$a
Electronics.
$3
596389
650
0
$a
Microprocessors.
$3
632481
650
0
$a
Electronic circuits.
$3
563332
700
1
$a
Drechsler, Rolf.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
670948
710
2
$a
SpringerLink (Online service)
$3
593884
773
0
$t
Springer Nature eBook
776
0 8
$i
Printed edition:
$z
9783030180256
776
0 8
$i
Printed edition:
$z
9783030180270
776
0 8
$i
Printed edition:
$z
9783030180287
856
4 0
$u
https://doi.org/10.1007/978-3-030-18026-3
912
$a
ZDB-2-ENG
912
$a
ZDB-2-SXE
950
$a
Engineering (SpringerNature-11647)
950
$a
Engineering (R0) (SpringerNature-43712)
筆 0 讀者評論
多媒體
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入