國立虎尾科技大學 |

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling = From the Clock Path to the Data Path /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling/ by Saurabh Jain, Longyang Lin, Massimo Alioto.
其他題名:	From the Clock Path to the Data Path /
作者:	Jain, Saurabh.
其他作者:	Alioto, Massimo.
面頁冊數:	XVI, 166 p. 113 illus., 106 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Processor Architectures. -
電子資源:	https://doi.org/10.1007/978-3-030-38796-9
ISBN:	9783030387969

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling = From the Clock Path to the Data Path /
Jain, Saurabh.

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage ScalingFrom the Clock Path to the Data Path /[electronic resource] :by Saurabh Jain, Longyang Lin, Massimo Alioto. - 1st ed. 2020. - XVI, 166 p. 113 illus., 106 illus. in color.online resource.

Introduction to wide voltage scaling, applications and challenges -- Reconfigurable microarchitectures down to pipestage and memory bank level -- Automated design flows and run-time optimization for reconfigurable microarchitectures -- Case studies of reconfigurable microarchitectures: accelerators, microprocessors and memories -- Reconfigurable clock networks, automated design flows, run-time optimization and case study -- Conclusion.

This book offers the first comprehensive coverage of digital design techniques to expand the power-performance tradeoff well beyond that allowed by conventional wide voltage scaling. Compared to conventional fixed designs, the approach described in this book makes digital circuits more versatile and adaptive, allowing simultaneous optimization at both ends of the power-performance spectrum. Drop-in solutions for fully automated and low-effort design based on commercial CAD tools are discussed extensively for processors, accelerators and on-chip memories, and are applicable to prominent applications (e.g., IoT, AI, wearables, biomedical). Through the higher power-performance versatility techniques described in this book, readers are enabled to reduce the design effort through reuse of the same digital design instance, across a wide range of applications. All concepts the authors discuss are demonstrated by dedicated testchip designs and experimental results. To make the results immediately usable by the reader, all the scripts necessary to create automated design flows based on commercial tools are provided and explained. Provides extensive coverage of the challenges and the key technologies enabling wide power-performance range in digital sub-systems (e.g., processors, memories, accelerators); Includes in-depth description of silicon-proven methodologies to design reconfigurable data path and clock path; Describes techniques for reconfigurable microarchitectures, down to the pipestage and the clock repeater level; Uses a highly interdisciplinary approach covering the circuit, the microarchitectural and the system levels of abstraction; Presents practical design examples and the related methodologies; Offers complementary design files and scripts, useful to replicate the presented developments and develop new designs.

ISBN: 9783030387969

Standard No.: 10.1007/978-3-030-38796-9doiSubjects--Topical Terms:

669787
Processor Architectures.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling = From the Clock Path to the Data Path /
LDR:03719nam a22003975i 4500 001 1026302
003 DE-He213
005 20200701053221.0
007 cr nn 008mamaa
008 210318s2020 gw | s |||| 0|eng d
020 $a 9783030387969 $9 978-3-030-38796-9
024 7 $a 10.1007/978-3-030-38796-9 $2 doi
035 $a 978-3-030-38796-9
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
100 1 $a Jain, Saurabh. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1300301
245 1 0 $a Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling $h [electronic resource] : $b From the Clock Path to the Data Path / $c by Saurabh Jain, Longyang Lin, Massimo Alioto.
250 $a 1st ed. 2020.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2020.
300 $a XVI, 166 p. 113 illus., 106 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Introduction to wide voltage scaling, applications and challenges -- Reconfigurable microarchitectures down to pipestage and memory bank level -- Automated design flows and run-time optimization for reconfigurable microarchitectures -- Case studies of reconfigurable microarchitectures: accelerators, microprocessors and memories -- Reconfigurable clock networks, automated design flows, run-time optimization and case study -- Conclusion.
520 $a This book offers the first comprehensive coverage of digital design techniques to expand the power-performance tradeoff well beyond that allowed by conventional wide voltage scaling. Compared to conventional fixed designs, the approach described in this book makes digital circuits more versatile and adaptive, allowing simultaneous optimization at both ends of the power-performance spectrum. Drop-in solutions for fully automated and low-effort design based on commercial CAD tools are discussed extensively for processors, accelerators and on-chip memories, and are applicable to prominent applications (e.g., IoT, AI, wearables, biomedical). Through the higher power-performance versatility techniques described in this book, readers are enabled to reduce the design effort through reuse of the same digital design instance, across a wide range of applications. All concepts the authors discuss are demonstrated by dedicated testchip designs and experimental results. To make the results immediately usable by the reader, all the scripts necessary to create automated design flows based on commercial tools are provided and explained. Provides extensive coverage of the challenges and the key technologies enabling wide power-performance range in digital sub-systems (e.g., processors, memories, accelerators); Includes in-depth description of silicon-proven methodologies to design reconfigurable data path and clock path; Describes techniques for reconfigurable microarchitectures, down to the pipestage and the clock repeater level; Uses a highly interdisciplinary approach covering the circuit, the microarchitectural and the system levels of abstraction; Presents practical design examples and the related methodologies; Offers complementary design files and scripts, useful to replicate the presented developments and develop new designs.
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Cyber-physical systems, IoT. $3 1226036
650 1 4 $a Circuits and Systems. $3 670901
650 0 $a Microprocessors. $3 632481
650 0 $a Embedded computer systems. $3 562313
650 0 $a Internet of things. $3 1023130
650 0 $a Computer engineering. $3 569006
650 0 $a Electronic circuits. $3 563332
700 1 $a Alioto, Massimo. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 671014
700 1 $a Lin, Longyang. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1322610
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030387952
776 0 8 $i Printed edition: $z 9783030387976
776 0 8 $i Printed edition: $z 9783030387983
856 4 0 $u https://doi.org/10.1007/978-3-030-38796-9
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)