語系:
繁體中文
English
說明(常見問題)
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Design and Test Strategies for 2D/3D...
~
Mathew, Jimson.
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures
紀錄類型:
書目-語言資料,印刷品 : Monograph/item
正題名/作者:
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures/ by Kanchan Manna, Jimson Mathew.
作者:
Manna, Kanchan.
其他作者:
Mathew, Jimson.
面頁冊數:
XII, 162 p. 31 illus., 8 illus. in color.online resource. :
Contained By:
Springer Nature eBook
標題:
Electronics and Microelectronics, Instrumentation. -
電子資源:
https://doi.org/10.1007/978-3-030-31310-4
ISBN:
9783030313104
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures
Manna, Kanchan.
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures
[electronic resource] /by Kanchan Manna, Jimson Mathew. - 1st ed. 2020. - XII, 162 p. 31 illus., 8 illus. in color.online resource.
Introduction to Network-on-Chip Designs and Tests -- Iterative Mapping with Through Silicon Via (TSV) placement for 3D-NoC-based multicore systems -- A constructive Heuristic for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Discrete Particle Swarm Optimization for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Temperature-aware application mapping strategy for 2D-NoC-based multicore systems -- Temperature-aware design strategy for 3D-NoC-based multicore systems -- Temperature-aware test strategy for 2D as well as 3D-NoC-based multicore systems.
This book covers various aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems. It gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling for NoC-based multicores. The authors describe the use of the Integer Line Programming (ILP) technique for smaller benchmarks and a Particle Swarm Optimization (PSO) to get a near optimal mapping and test schedule for bigger benchmarks. The PSO-based approach is also augmented with several innovative techniques to get the best possible solution. The tradeoff between performance (communication or test time) of the system and thermal-safety is also discussed, based on designer specifications. Provides a single-source reference to design and test for circuit and system-level approaches to (NoC) based multicore systems; Gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling in (NoC) based multicore systems; Organizes chapters systematically and hierarchically, rather than in an ad hoc manner, covering aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems.
ISBN: 9783030313104
Standard No.: 10.1007/978-3-030-31310-4doiSubjects--Topical Terms:
670219
Electronics and Microelectronics, Instrumentation.
LC Class. No.: TK7888.4
Dewey Class. No.: 621.3815
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures
LDR
:03197nam a22003975i 4500
001
1027332
003
DE-He213
005
20200701040427.0
007
cr nn 008mamaa
008
210318s2020 gw | s |||| 0|eng d
020
$a
9783030313104
$9
978-3-030-31310-4
024
7
$a
10.1007/978-3-030-31310-4
$2
doi
035
$a
978-3-030-31310-4
050
4
$a
TK7888.4
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
072
7
$a
TJFC
$2
thema
082
0 4
$a
621.3815
$2
23
100
1
$a
Manna, Kanchan.
$e
author.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
1323731
245
1 0
$a
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures
$h
[electronic resource] /
$c
by Kanchan Manna, Jimson Mathew.
250
$a
1st ed. 2020.
264
1
$a
Cham :
$b
Springer International Publishing :
$b
Imprint: Springer,
$c
2020.
300
$a
XII, 162 p. 31 illus., 8 illus. in color.
$b
online resource.
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
347
$a
text file
$b
PDF
$2
rda
505
0
$a
Introduction to Network-on-Chip Designs and Tests -- Iterative Mapping with Through Silicon Via (TSV) placement for 3D-NoC-based multicore systems -- A constructive Heuristic for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Discrete Particle Swarm Optimization for integrated mapping and TSV Placement for 3D-NoC-based multicore systems -- Temperature-aware application mapping strategy for 2D-NoC-based multicore systems -- Temperature-aware design strategy for 3D-NoC-based multicore systems -- Temperature-aware test strategy for 2D as well as 3D-NoC-based multicore systems.
520
$a
This book covers various aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems. It gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling for NoC-based multicores. The authors describe the use of the Integer Line Programming (ILP) technique for smaller benchmarks and a Particle Swarm Optimization (PSO) to get a near optimal mapping and test schedule for bigger benchmarks. The PSO-based approach is also augmented with several innovative techniques to get the best possible solution. The tradeoff between performance (communication or test time) of the system and thermal-safety is also discussed, based on designer specifications. Provides a single-source reference to design and test for circuit and system-level approaches to (NoC) based multicore systems; Gives a complete account of the state-of-the-art and emerging techniques for near optimal mapping and test scheduling in (NoC) based multicore systems; Organizes chapters systematically and hierarchically, rather than in an ad hoc manner, covering aspects of optimization in design and testing of Network-on-Chip (NoC) based multicore systems.
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
670219
650
2 4
$a
Processor Architectures.
$3
669787
650
1 4
$a
Circuits and Systems.
$3
670901
650
0
$a
Microelectronics.
$3
554956
650
0
$a
Electronics.
$3
596389
650
0
$a
Microprocessors.
$3
632481
650
0
$a
Electronic circuits.
$3
563332
700
1
$a
Mathew, Jimson.
$4
aut
$4
http://id.loc.gov/vocabulary/relators/aut
$3
883995
710
2
$a
SpringerLink (Online service)
$3
593884
773
0
$t
Springer Nature eBook
776
0 8
$i
Printed edition:
$z
9783030313098
776
0 8
$i
Printed edition:
$z
9783030313111
776
0 8
$i
Printed edition:
$z
9783030313128
856
4 0
$u
https://doi.org/10.1007/978-3-030-31310-4
912
$a
ZDB-2-ENG
912
$a
ZDB-2-SXE
950
$a
Engineering (SpringerNature-11647)
950
$a
Engineering (R0) (SpringerNature-43712)
筆 0 讀者評論
多媒體
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入