國立虎尾科技大學 |

Cross-Layer Design of Thermally-Aware 2.5D Systems.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Cross-Layer Design of Thermally-Aware 2.5D Systems./
作者:	Ma, Yenai.
出版者:	Ann Arbor : ProQuest Dissertations & Theses, : 2020,
面頁冊數:	130 p.
附註:	Source: Dissertations Abstracts International, Volume: 82-04, Section: B.
Contained By:	Dissertations Abstracts International82-04B.
標題:	Solid state physics. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=28090065
ISBN:	9798678141958

Cross-Layer Design of Thermally-Aware 2.5D Systems.
Ma, Yenai.

Cross-Layer Design of Thermally-Aware 2.5D Systems. - Ann Arbor : ProQuest Dissertations & Theses, 2020 - 130 p.

Source: Dissertations Abstracts International, Volume: 82-04, Section: B.

Thesis (Ph.D.)--Boston University, 2020.

This item is not available from ProQuest Dissertations & Theses.

Over the past decade, CMOS technology scaling has slowed down. To sustain the historic performance improvement predicted by Moore's Law, in the mid-2000s the computing industry moved to using manycore systems and exploiting parallelism. The on-chip power densities of manycore systems, however, continued to increase after the breakdown of Dennard's Scaling. This leads to the 'dark silicon' problem, whereby not all cores can operate at the highest frequency or can be turned on simultaneously due to thermal constraints. As a result, we have not been able to take full advantage of the parallelism in manycore systems. One of the 'More than Moore' approaches that is being explored to address this problem is integration of diverse functional components onto a substrate using 2.5D integration technology. 2.5D integration provides opportunities to exploit chiplet placement flexibility to address the dark silicon problem and mitigate the thermal stress of today's high-performance systems. These opportunities can be leveraged to improve the overall performance of the manycore heterogeneous computing systems.Broadly, this thesis aims at designing thermally-aware 2.5D systems. More specifically, to address the dark silicon problem of manycore systems, we first propose a single-layer thermally-aware chiplet organization methodology for homogeneous 2.5D systems. The key idea is to strategically insert spacing between the chiplets of a 2.5D manycore system to lower the operating temperature, and thus reclaim dark silicon by allowing more active cores and/or higher operating frequency under a temperature threshold. We investigate manufacturing cost and thermal behavior of 2.5D systems, then formulate and solve an optimization problem that jointly maximizes performance and minimizes manufacturing cost. We then enhance our methodology by incorporating a cross-layer co-optimization approach. We jointly maximize performance and minimize manufacturing cost and operating temperature across logical, physical, and circuit layers. We propose a novel gas-station link design that enables pipelining in passive interposers. We then extend our thermally-aware optimization methodology for network routing and chiplet placement of heterogeneous 2.5D systems, which consist of central processing unit (CPU) chiplets, graphics processing unit (GPU) chiplets, accelerator chiplets, and/or memory stacks. We jointly minimize the total wirelength and the system temperature. Our enhanced methodology increases the thermal design power budget and thereby improves thermal-constraint performance of the system.

ISBN: 9798678141958Subjects--Topical Terms:

641431
Solid state physics.
Subjects--Index Terms:

chiplets

Cross-Layer Design of Thermally-Aware 2.5D Systems.
LDR:03752nam a2200361 4500 001 1038027
005 20210910100658.5
008 211029s2020 ||||||||||||||||| ||eng d
020 $a 9798678141958
035 $a (MiAaPQ)AAI28090065
035 $a AAI28090065
040 $a MiAaPQ $c MiAaPQ
100 1 $a Ma, Yenai. $0 (orcid)0000-0002-6156-4999 $3 1335359
245 1 0 $a Cross-Layer Design of Thermally-Aware 2.5D Systems.
260 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2020
300 $a 130 p.
500 $a Source: Dissertations Abstracts International, Volume: 82-04, Section: B.
500 $a Advisor: Joshi, Ajay J.
502 $a Thesis (Ph.D.)--Boston University, 2020.
506 $a This item is not available from ProQuest Dissertations & Theses.
506 $a This item must not be sold to any third party vendors.
520 $a Over the past decade, CMOS technology scaling has slowed down. To sustain the historic performance improvement predicted by Moore's Law, in the mid-2000s the computing industry moved to using manycore systems and exploiting parallelism. The on-chip power densities of manycore systems, however, continued to increase after the breakdown of Dennard's Scaling. This leads to the 'dark silicon' problem, whereby not all cores can operate at the highest frequency or can be turned on simultaneously due to thermal constraints. As a result, we have not been able to take full advantage of the parallelism in manycore systems. One of the 'More than Moore' approaches that is being explored to address this problem is integration of diverse functional components onto a substrate using 2.5D integration technology. 2.5D integration provides opportunities to exploit chiplet placement flexibility to address the dark silicon problem and mitigate the thermal stress of today's high-performance systems. These opportunities can be leveraged to improve the overall performance of the manycore heterogeneous computing systems.Broadly, this thesis aims at designing thermally-aware 2.5D systems. More specifically, to address the dark silicon problem of manycore systems, we first propose a single-layer thermally-aware chiplet organization methodology for homogeneous 2.5D systems. The key idea is to strategically insert spacing between the chiplets of a 2.5D manycore system to lower the operating temperature, and thus reclaim dark silicon by allowing more active cores and/or higher operating frequency under a temperature threshold. We investigate manufacturing cost and thermal behavior of 2.5D systems, then formulate and solve an optimization problem that jointly maximizes performance and minimizes manufacturing cost. We then enhance our methodology by incorporating a cross-layer co-optimization approach. We jointly maximize performance and minimize manufacturing cost and operating temperature across logical, physical, and circuit layers. We propose a novel gas-station link design that enables pipelining in passive interposers. We then extend our thermally-aware optimization methodology for network routing and chiplet placement of heterogeneous 2.5D systems, which consist of central processing unit (CPU) chiplets, graphics processing unit (GPU) chiplets, accelerator chiplets, and/or memory stacks. We jointly minimize the total wirelength and the system temperature. Our enhanced methodology increases the thermal design power budget and thereby improves thermal-constraint performance of the system.
590 $a School code: 0017.
650 4 $a Solid state physics. $3 641431
650 4 $a Thermodynamics. $3 596513
650 4 $a Computer engineering. $3 569006
653 $a chiplets
653 $a operating temperature
653 $a manycore systems
690 $a 0464
690 $a 0611
690 $a 0348
710 2 $a Boston University. $b Electrical & Computer Engineering ENG. $3 1181893
773 0 $t Dissertations Abstracts International $g 82-04B.
790 $a 0017
791 $a Ph.D.
792 $a 2020
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=28090065