國立虎尾科技大學 |

Network-on-Chip Security and Privacy

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Network-on-Chip Security and Privacy/ edited by Prabhat Mishra, Subodha Charles.
其他作者:	Charles, Subodha.
面頁冊數:	XII, 496 p. 213 illus., 199 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Processor Architectures. -
電子資源:	https://doi.org/10.1007/978-3-030-69131-8
ISBN:	9783030691318

Network-on-Chip Security and Privacy
Network-on-Chip Security and Privacy[electronic resource] /edited by Prabhat Mishra, Subodha Charles. - 1st ed. 2021. - XII, 496 p. 213 illus., 199 illus. in color.online resource.

Introduction to System-on-Chip Design using Network-on-Chip -- Network-on-Chip Security Challenges due to Supply Chain -- Characterizing and Optimizing Performance in NoC Architectures -- Characterizing and Optimizing Energy in NoC Architectures -- Modeling NoC in Architectural Simulators -- Eavesdropping Attacks -- Data Integrity Attacks -- Denial-of-Service Attacks -- Side-Channel Attacks -- Emerging Security Vulnerabilities in NoC-based SoCs -- Lightweight Encryption and authentication in NoC-based SoCs -- Trust-aware Routing in NoC-based SoCs -- Route and Data Randomization in NoC-based SoCs -- Mitigating Side-Channel Attacks in NoC-based SoCs -- Real-time Detection and Localization of DoS attacks -- Digital Watermarking for Detecting Malicious IP Cores -- Authorization for NoC Resource Accesses -- Formal Verification of NoC Security Properties -- NoC Trust Verification using Security Assertions -- Securing Optical/Photonic NoC -- Securing Wireless NoC -- Securing 2.5 and 3D NoC -- Future of Trustworthy On-Chip Communication -- Conclusions and Future Directions. .

This book provides comprehensive coverage of Network-on-Chip (NoC) security vulnerabilities and state-of-the-art countermeasures, with contributions from System-on-Chip (SoC) designers, academic researchers and hardware security experts. Readers will gain a clear understanding of the existing security solutions for on-chip communication architectures and how they can be utilized effectively to design secure and trustworthy systems. Provides a comprehensive overview of NoC security vulnerabilities for diverse on-chip communication architectures, including bus, mesh, ring, star, and hybrid network topologies; Describes state-of-the-art security solutions for defending against a wide spectrum of attacks, including malicious implants (e.g., hardware Trojans), eavesdropping, information leakage, spoofing, denial-of-service, and erroneous execution; Covers a wide variety of NoC attacks and effective countermeasures for diverse communication technologies, including electrical, optical (photonic) and wireless NoCs; Presents lightweight static (design-for-trust), as well as dynamic (runtime) security solutions; Enables security validation using an effective combination of formal methods, assertion-based validation, side-channel analysis, and machine learning; Discusses trade-offs between on-chip communication security and energy-efficient implementation in resource constrained embedded systems and IoT devices.

ISBN: 9783030691318

Standard No.: 10.1007/978-3-030-69131-8doiSubjects--Topical Terms:

669787
Processor Architectures.

LC Class. No.: TK7888.4

Dewey Class. No.: 621.3815

Network-on-Chip Security and Privacy
LDR:03851nam a22003975i 4500 001 1053626
003 DE-He213
005 20210625091243.0
007 cr nn 008mamaa
008 220103s2021 gw | s |||| 0|eng d
020 $a 9783030691318 $9 978-3-030-69131-8
024 7 $a 10.1007/978-3-030-69131-8 $2 doi
035 $a 978-3-030-69131-8
050 4 $a TK7888.4
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
245 1 0 $a Network-on-Chip Security and Privacy $h [electronic resource] / $c edited by Prabhat Mishra, Subodha Charles.
250 $a 1st ed. 2021.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2021.
300 $a XII, 496 p. 213 illus., 199 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Introduction to System-on-Chip Design using Network-on-Chip -- Network-on-Chip Security Challenges due to Supply Chain -- Characterizing and Optimizing Performance in NoC Architectures -- Characterizing and Optimizing Energy in NoC Architectures -- Modeling NoC in Architectural Simulators -- Eavesdropping Attacks -- Data Integrity Attacks -- Denial-of-Service Attacks -- Side-Channel Attacks -- Emerging Security Vulnerabilities in NoC-based SoCs -- Lightweight Encryption and authentication in NoC-based SoCs -- Trust-aware Routing in NoC-based SoCs -- Route and Data Randomization in NoC-based SoCs -- Mitigating Side-Channel Attacks in NoC-based SoCs -- Real-time Detection and Localization of DoS attacks -- Digital Watermarking for Detecting Malicious IP Cores -- Authorization for NoC Resource Accesses -- Formal Verification of NoC Security Properties -- NoC Trust Verification using Security Assertions -- Securing Optical/Photonic NoC -- Securing Wireless NoC -- Securing 2.5 and 3D NoC -- Future of Trustworthy On-Chip Communication -- Conclusions and Future Directions. .
520 $a This book provides comprehensive coverage of Network-on-Chip (NoC) security vulnerabilities and state-of-the-art countermeasures, with contributions from System-on-Chip (SoC) designers, academic researchers and hardware security experts. Readers will gain a clear understanding of the existing security solutions for on-chip communication architectures and how they can be utilized effectively to design secure and trustworthy systems. Provides a comprehensive overview of NoC security vulnerabilities for diverse on-chip communication architectures, including bus, mesh, ring, star, and hybrid network topologies; Describes state-of-the-art security solutions for defending against a wide spectrum of attacks, including malicious implants (e.g., hardware Trojans), eavesdropping, information leakage, spoofing, denial-of-service, and erroneous execution; Covers a wide variety of NoC attacks and effective countermeasures for diverse communication technologies, including electrical, optical (photonic) and wireless NoCs; Presents lightweight static (design-for-trust), as well as dynamic (runtime) security solutions; Enables security validation using an effective combination of formal methods, assertion-based validation, side-channel analysis, and machine learning; Discusses trade-offs between on-chip communication security and energy-efficient implementation in resource constrained embedded systems and IoT devices.
650 2 4 $a Processor Architectures. $3 669787
650 1 4 $a Circuits and Systems. $3 670901
650 0 $a Microprocessors. $3 632481
650 0 $a Electronic circuits. $3 563332
700 1 $a Charles, Subodha. $e editor. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1358539
700 1 $a Mishra, Prabhat. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 670983
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030691301
776 0 8 $i Printed edition: $z 9783030691325
776 0 8 $i Printed edition: $z 9783030691332
856 4 0 $u https://doi.org/10.1007/978-3-030-69131-8
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)