國立虎尾科技大學 |

VLSI-SoC: Technology Advancement on SoC Design = 29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021, Singapore, October 4–8, 2021, Revised and Extended Selected Papers /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	VLSI-SoC: Technology Advancement on SoC Design/ edited by Victor Grimblatt, Chip Hong Chang, Ricardo Reis, Anupam Chattopadhyay, Andrea Calimera.
其他題名:	29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021, Singapore, October 4–8, 2021, Revised and Extended Selected Papers /
其他作者:	Grimblatt, Victor.
面頁冊數:	XIV, 267 p. 143 illus., 109 illus. in color.online resource. :
Contained By:	Springer Nature eBook
標題:	Computer engineering. -
電子資源:	https://doi.org/10.1007/978-3-031-16818-5
ISBN:	9783031168185

VLSI-SoC: Technology Advancement on SoC Design = 29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021, Singapore, October 4–8, 2021, Revised and Extended Selected Papers /
VLSI-SoC: Technology Advancement on SoC Design29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021, Singapore, October 4–8, 2021, Revised and Extended Selected Papers /[electronic resource] :edited by Victor Grimblatt, Chip Hong Chang, Ricardo Reis, Anupam Chattopadhyay, Andrea Calimera. - 1st ed. 2022. - XIV, 267 p. 143 illus., 109 illus. in color.online resource. - IFIP Advances in Information and Communication Technology,6611868-422X ;. - IFIP Advances in Information and Communication Technology,449.

On the Efficiency of AdapTTA: an Adaptive Test-Time Augmentation Strategy for Reliable Embedded ConvNets -- Low-overhead Early-stopping Policies for Efficient Random Forests Inference on Microcontrollers -- Transformative Hardware Design following the Model-Driven Architecture Vision -- Exploiting program slicing and instruction clusterization to identify the cause of faulty temporal behaviours at system level -- A DfT Strategy for Detecting Emerging Faults in RRAMs -- FMEA on Critical Systems: a Cross-layer Approach based on High-Level Models -- Design and Mitigation techniques of Radiation induced SEEs on Open-Source Embedded Static RAMs -- Design of A Reconfigurable Optical Computing Architecture Using Phase Change Material -- END-TRUE: Emerging Nanotechnology-based Double-Throughput True Random Number Generator -- A First Approach in Using Super-Steep-Subthreshold-Slope Field-Effect Transistors in Ultra-Low Power Analog Design -- A Regulated Sensing Solution based on a Self-Reference Principle for PCM+OTS Memory Array -- An Improved Deterministic Stochastic MAC (SC-MAC) for High Power Efficiency Design.

This book contains extended and revised versions of the best papers presented at the 29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021, held in Singapore, in October 2021*. The 12 full papers included in this volume were carefully reviewed and selected from the 44 papers (out of 75 submissions) presented at the conference. The papers discuss the latest academic and industrial results and developments as well as future trends in the field of System-on-Chip (SoC) design, considering the challenges of nano-scale, state-of-the-art and emerging manufacturing technologies. In particular they address cutting-edge research fields like low-power design of RF, analog and mixed-signal circuits, EDA tools for the synthesis and verification of heterogenous SoCs, accelerators for cryptography and deep learning and on-chip Interconnection system, reliability and testing, and integration of 3D-ICs. *The conference was held virtually.

ISBN: 9783031168185

Standard No.: 10.1007/978-3-031-16818-5doiSubjects--Topical Terms:

569006
Computer engineering.

LC Class. No.: TK7885-7895

Dewey Class. No.: 621.39

VLSI-SoC: Technology Advancement on SoC Design = 29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021, Singapore, October 4–8, 2021, Revised and Extended Selected Papers /
LDR:03995nam a22005055i 4500 001 1083703
003 DE-He213
005 20220928081255.0
007 cr nn 008mamaa
008 221228s2022 sz | s |||| 0|eng d
020 $a 9783031168185 $9 978-3-031-16818-5
024 7 $a 10.1007/978-3-031-16818-5 $2 doi
035 $a 978-3-031-16818-5
050 4 $a TK7885-7895
050 4 $a TK5105.5-5105.9
050 4 $a TK7885-7895
050 4 $a TK5105.5-5105.9
072 7 $a UK $2 bicssc
072 7 $a UK $2 bicssc
072 7 $a COM043000 $2 bisacsh
072 7 $a UK $2 thema
072 7 $a UK $2 thema
082 0 4 $a 621.39 $2 23
082 0 4 $a 004.6 $2 23
082 0 4 $a 621.39 $2 23
082 0 4 $a 004.6 $2 23
245 1 0 $a VLSI-SoC: Technology Advancement on SoC Design $h [electronic resource] : $b 29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021, Singapore, October 4–8, 2021, Revised and Extended Selected Papers / $c edited by Victor Grimblatt, Chip Hong Chang, Ricardo Reis, Anupam Chattopadhyay, Andrea Calimera.
250 $a 1st ed. 2022.
264 1 $a Cham : $b Springer Nature Switzerland : $b Imprint: Springer, $c 2022.
300 $a XIV, 267 p. 143 illus., 109 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a IFIP Advances in Information and Communication Technology, $x 1868-422X ; $v 661
505 0 $a On the Efficiency of AdapTTA: an Adaptive Test-Time Augmentation Strategy for Reliable Embedded ConvNets -- Low-overhead Early-stopping Policies for Efficient Random Forests Inference on Microcontrollers -- Transformative Hardware Design following the Model-Driven Architecture Vision -- Exploiting program slicing and instruction clusterization to identify the cause of faulty temporal behaviours at system level -- A DfT Strategy for Detecting Emerging Faults in RRAMs -- FMEA on Critical Systems: a Cross-layer Approach based on High-Level Models -- Design and Mitigation techniques of Radiation induced SEEs on Open-Source Embedded Static RAMs -- Design of A Reconfigurable Optical Computing Architecture Using Phase Change Material -- END-TRUE: Emerging Nanotechnology-based Double-Throughput True Random Number Generator -- A First Approach in Using Super-Steep-Subthreshold-Slope Field-Effect Transistors in Ultra-Low Power Analog Design -- A Regulated Sensing Solution based on a Self-Reference Principle for PCM+OTS Memory Array -- An Improved Deterministic Stochastic MAC (SC-MAC) for High Power Efficiency Design.
520 $a This book contains extended and revised versions of the best papers presented at the 29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021, held in Singapore, in October 2021*. The 12 full papers included in this volume were carefully reviewed and selected from the 44 papers (out of 75 submissions) presented at the conference. The papers discuss the latest academic and industrial results and developments as well as future trends in the field of System-on-Chip (SoC) design, considering the challenges of nano-scale, state-of-the-art and emerging manufacturing technologies. In particular they address cutting-edge research fields like low-power design of RF, analog and mixed-signal circuits, EDA tools for the synthesis and verification of heterogenous SoCs, accelerators for cryptography and deep learning and on-chip Interconnection system, reliability and testing, and integration of 3D-ICs. *The conference was held virtually.
650 0 $a Computer engineering. $3 569006
650 0 $a Computer networks . $3 1365720
650 0 $a Software engineering. $3 562952
650 0 $a Computers. $3 565115
650 1 4 $a Computer Engineering and Networks. $3 1365733
650 2 4 $a Software Engineering. $3 669632
650 2 4 $a Computer Hardware. $3 669779
700 1 $a Grimblatt, Victor. $e editor. $1 https://orcid.org/0000-0002-7809-5439 $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1389798
700 1 $a Chang, Chip Hong. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1141465
700 1 $a Reis, Ricardo. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 677079
700 1 $a Chattopadhyay, Anupam. $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 896534
700 1 $a Calimera, Andrea. $e editor. $1 https://orcid.org/0000-0001-5881-3811 $4 edt $4 http://id.loc.gov/vocabulary/relators/edt $3 1350869
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783031168178
776 0 8 $i Printed edition: $z 9783031168192
776 0 8 $i Printed edition: $z 9783031168208
830 0 $a IFIP Advances in Information and Communication Technology, $x 1868-4238 ; $v 449 $3 1255091
856 4 0 $u https://doi.org/10.1007/978-3-031-16818-5
912 $a ZDB-2-SCS
912 $a ZDB-2-SXCS
950 $a Computer Science (SpringerNature-11645)
950 $a Computer Science (R0) (SpringerNature-43710)