國立虎尾科技大學 |

SoC Physical Design = A Comprehensive Guide /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	SoC Physical Design / by Veena S. Chakravarthi, Shivananda R. Koteshwar.
Reminder of title:	A Comprehensive Guide /
Author:	Chakravarthi, Veena S.
other author:	Koteshwar, Shivananda R.
Description:	XXIV, 155 p. 106 illus., 80 illus. in color.online resource. :
Contained By:	Springer Nature eBook
Subject:	Electrical engineering. -
Online resource:	https://doi.org/10.1007/978-3-030-98112-9
ISBN:	9783030981129

SoC Physical Design = A Comprehensive Guide /
Chakravarthi, Veena S.

SoC Physical Design A Comprehensive Guide /[electronic resource] :by Veena S. Chakravarthi, Shivananda R. Koteshwar. - 1st ed. 2022. - XXIV, 155 p. 106 illus., 80 illus. in color.online resource.

Introduction -- SoC Physical Design Flow and Algorithms -- Physical Design Floor Plan and Placement -- Clock, Reset, and HFN -- Physical Design Routing -- Physical Design Verification.

SoC Physical Design is a comprehensive practical guide for VLSI designers that thoroughly examines and explains the practical physical design flow of system on chip (SoC). The book covers the rationale behind making design decisions on power, performance, and area (PPA) goals for SoC and explains the required design environment algorithms, design flows, constraints, handoff procedures, and design infrastructure requirements in achieving them. The book reveals challenges likely to be faced at each design process and ways to address them in practical design environments. Advanced topics on 3D ICs, EDA trends, and SOC trends are discussed in later chapters. Coverage also includes advanced physical design techniques followed for deep submicron SOC designs. The book provides aspiring VLSI designers, practicing design engineers, and electrical engineering students with a solid background on the complex physical design requirements of SoCs which are required to contribute effectively in design roles. Provides a comprehensive overview of the skills required for complex SoC design and development; Examines SOC design challenges in nanotechnology scales; Offers readers professional “tricks” to using tools for optimal design runs.

ISBN: 9783030981129

Standard No.: 10.1007/978-3-030-98112-9doiSubjects--Topical Terms:

596380
Electrical engineering.

LC Class. No.: TK1-9971

Dewey Class. No.: 621.3

SoC Physical Design = A Comprehensive Guide /
LDR:02782nam a22003975i 4500 001 1087119
003 DE-He213
005 20220606102615.0
007 cr nn 008mamaa
008 221228s2022 sz | s |||| 0|eng d
020 $a 9783030981129 $9 978-3-030-98112-9
024 7 $a 10.1007/978-3-030-98112-9 $2 doi
035 $a 978-3-030-98112-9
050 4 $a TK1-9971
072 7 $a THR $2 bicssc
072 7 $a TEC007000 $2 bisacsh
072 7 $a THR $2 thema
082 0 4 $a 621.3 $2 23
100 1 $a Chakravarthi, Veena S. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1077804
245 1 0 $a SoC Physical Design $h [electronic resource] : $b A Comprehensive Guide / $c by Veena S. Chakravarthi, Shivananda R. Koteshwar.
250 $a 1st ed. 2022.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2022.
300 $a XXIV, 155 p. 106 illus., 80 illus. in color. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
505 0 $a Introduction -- SoC Physical Design Flow and Algorithms -- Physical Design Floor Plan and Placement -- Clock, Reset, and HFN -- Physical Design Routing -- Physical Design Verification.
520 $a SoC Physical Design is a comprehensive practical guide for VLSI designers that thoroughly examines and explains the practical physical design flow of system on chip (SoC). The book covers the rationale behind making design decisions on power, performance, and area (PPA) goals for SoC and explains the required design environment algorithms, design flows, constraints, handoff procedures, and design infrastructure requirements in achieving them. The book reveals challenges likely to be faced at each design process and ways to address them in practical design environments. Advanced topics on 3D ICs, EDA trends, and SOC trends are discussed in later chapters. Coverage also includes advanced physical design techniques followed for deep submicron SOC designs. The book provides aspiring VLSI designers, practicing design engineers, and electrical engineering students with a solid background on the complex physical design requirements of SoCs which are required to contribute effectively in design roles. Provides a comprehensive overview of the skills required for complex SoC design and development; Examines SOC design challenges in nanotechnology scales; Offers readers professional “tricks” to using tools for optimal design runs.
650 0 $a Electrical engineering. $3 596380
650 0 $a Electronic circuit design. $3 596419
650 0 $a Electronic circuits. $3 563332
650 0 $a Electronics. $3 596389
650 0 $a Embedded computer systems. $3 562313
650 1 4 $a Electrical and Electronic Engineering. $3 1388937
650 2 4 $a Electronics Design and Verification. $3 1387809
650 2 4 $a Electronic Circuits and Systems. $3 1366689
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 670219
650 2 4 $a Embedded Systems. $3 1026431
700 1 $a Koteshwar, Shivananda R. $e author. $1 https://orcid.org/0000-0003-4299-4069 $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1394070
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783030981112
776 0 8 $i Printed edition: $z 9783030981136
776 0 8 $i Printed edition: $z 9783030981143
856 4 0 $u https://doi.org/10.1007/978-3-030-98112-9
912 $a ZDB-2-ENG
912 $a ZDB-2-SXE
950 $a Engineering (SpringerNature-11647)
950 $a Engineering (R0) (SpringerNature-43712)