語系:
繁體中文
English
說明(常見問題)
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Recent Advances in PMOS Negative Bias Temperature Instability = Characterization and Modeling of Device Architecture, Material and Process Impact /
紀錄類型:
書目-語言資料,印刷品 : Monograph/item
正題名/作者:
Recent Advances in PMOS Negative Bias Temperature Instability/ edited by Souvik Mahapatra.
其他題名:
Characterization and Modeling of Device Architecture, Material and Process Impact /
其他作者:
Mahapatra, Souvik.
面頁冊數:
XXIII, 311 p. 213 illus., 189 illus. in color.online resource. :
Contained By:
Springer Nature eBook
標題:
Electronic Devices. -
電子資源:
https://doi.org/10.1007/978-981-16-6120-4
ISBN:
9789811661204
Recent Advances in PMOS Negative Bias Temperature Instability = Characterization and Modeling of Device Architecture, Material and Process Impact /
Recent Advances in PMOS Negative Bias Temperature Instability
Characterization and Modeling of Device Architecture, Material and Process Impact /[electronic resource] :edited by Souvik Mahapatra. - 1st ed. 2022. - XXIII, 311 p. 213 illus., 189 illus. in color.online resource.
Characterization of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si and SiGe Channel FDSOI MOSFETs -- BTI Analysis Tool (BAT) Model Framework -- BAT Framework Modeling of RMG HKMG SOI FinFETs -- BAT Framework Modeling of RMG HKMG GAA-SNS FETs -- BAT Framework Modeling of RMG HKMG Si and SiGe Channel FinFETs -- BAT Framework Modeling of Gate First HKMG Si Channel MOSFETs -- BAT Framework Modeling of AC NBTI: Stress Mode, Duty Cycle and Frequency -- BAT Framework Modeling of Dimension Scaling in FinFETs and GAA-SNS FETs -- BTI Analysis Tool (BAT) Model Framework – Generation of Interface Traps -- Device Architecture, Material and Process Dependencies of NBTI Parametric Drift -- Physical Mechanism of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si-capped SiGe Channel MOSFETs -- BTI Analysis Tool (BAT) Model Framework – Interface Trap Occupancy and Hole Trapping.
This book covers advances in Negative Bias Temperature Instability (NBTI) and will prove useful to researchers and professionals in the semiconductor devices areas. NBTI continues to remain as an important reliability issue for CMOS transistors and circuits. Development of NBTI resilient technology relies on utilizing suitable stress conditions, artifact free measurements and accurate physics-based models for the reliable determination of degradation at end-of-life, as well as understanding the process, material and device architectural impacts. This book discusses: Ultra-fast measurements and modelling of parametric drift due to NBTI in different transistor architectures: planar bulk and FDSOI p-MOSFETs, p-FinFETs and GAA-SNS p-FETs, with Silicon and Silicon Germanium channels. BTI Analysis Tool (BAT), a comprehensive physics-based framework, to model the measured time kinetics of parametric drift during and after DC and AC stress, at different stress and recovery biases and temperature, as well as pulse duty cycle and frequency. The Reaction Diffusion (RD) model is used for generated interface traps, Transient Trap Occupancy Model (TTOM) for charge occupancy of the generated interface traps and their contribution, Activated Barrier Double Well Thermionic (ABDWT) model for hole trapping in pre-existing bulk gate insulator traps, and Reaction Diffusion Drift (RDD) model for bulk trap generation in the BAT framework; NBTI parametric drift is due to uncorrelated contributions from the trap generation (interface, bulk) and trapping processes. Analysis and modelling of Nitrogen incorporation into the gate insulator, Germanium incorporation into the channel, and mechanical stress effects due to changes in the transistor layout or device dimensions; similarities and differences of (100) surface dominated planar and GAA MOSFETs and (110) sidewall dominated FinFETs are analysed.
ISBN: 9789811661204
Standard No.: 10.1007/978-981-16-6120-4doiSubjects--Topical Terms:
1366460
Electronic Devices.
LC Class. No.: TK7867-7867.5
Dewey Class. No.: 621.3815
Recent Advances in PMOS Negative Bias Temperature Instability = Characterization and Modeling of Device Architecture, Material and Process Impact /
LDR
:04264nam a22003975i 4500
001
1091099
003
DE-He213
005
20220502093456.0
007
cr nn 008mamaa
008
221228s2022 si | s |||| 0|eng d
020
$a
9789811661204
$9
978-981-16-6120-4
024
7
$a
10.1007/978-981-16-6120-4
$2
doi
035
$a
978-981-16-6120-4
050
4
$a
TK7867-7867.5
072
7
$a
TJFC
$2
bicssc
072
7
$a
TEC008010
$2
bisacsh
072
7
$a
TJFC
$2
thema
082
0 4
$a
621.3815
$2
23
245
1 0
$a
Recent Advances in PMOS Negative Bias Temperature Instability
$h
[electronic resource] :
$b
Characterization and Modeling of Device Architecture, Material and Process Impact /
$c
edited by Souvik Mahapatra.
250
$a
1st ed. 2022.
264
1
$a
Singapore :
$b
Springer Nature Singapore :
$b
Imprint: Springer,
$c
2022.
300
$a
XXIII, 311 p. 213 illus., 189 illus. in color.
$b
online resource.
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
347
$a
text file
$b
PDF
$2
rda
505
0
$a
Characterization of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si and SiGe Channel FDSOI MOSFETs -- BTI Analysis Tool (BAT) Model Framework -- BAT Framework Modeling of RMG HKMG SOI FinFETs -- BAT Framework Modeling of RMG HKMG GAA-SNS FETs -- BAT Framework Modeling of RMG HKMG Si and SiGe Channel FinFETs -- BAT Framework Modeling of Gate First HKMG Si Channel MOSFETs -- BAT Framework Modeling of AC NBTI: Stress Mode, Duty Cycle and Frequency -- BAT Framework Modeling of Dimension Scaling in FinFETs and GAA-SNS FETs -- BTI Analysis Tool (BAT) Model Framework – Generation of Interface Traps -- Device Architecture, Material and Process Dependencies of NBTI Parametric Drift -- Physical Mechanism of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si-capped SiGe Channel MOSFETs -- BTI Analysis Tool (BAT) Model Framework – Interface Trap Occupancy and Hole Trapping.
520
$a
This book covers advances in Negative Bias Temperature Instability (NBTI) and will prove useful to researchers and professionals in the semiconductor devices areas. NBTI continues to remain as an important reliability issue for CMOS transistors and circuits. Development of NBTI resilient technology relies on utilizing suitable stress conditions, artifact free measurements and accurate physics-based models for the reliable determination of degradation at end-of-life, as well as understanding the process, material and device architectural impacts. This book discusses: Ultra-fast measurements and modelling of parametric drift due to NBTI in different transistor architectures: planar bulk and FDSOI p-MOSFETs, p-FinFETs and GAA-SNS p-FETs, with Silicon and Silicon Germanium channels. BTI Analysis Tool (BAT), a comprehensive physics-based framework, to model the measured time kinetics of parametric drift during and after DC and AC stress, at different stress and recovery biases and temperature, as well as pulse duty cycle and frequency. The Reaction Diffusion (RD) model is used for generated interface traps, Transient Trap Occupancy Model (TTOM) for charge occupancy of the generated interface traps and their contribution, Activated Barrier Double Well Thermionic (ABDWT) model for hole trapping in pre-existing bulk gate insulator traps, and Reaction Diffusion Drift (RDD) model for bulk trap generation in the BAT framework; NBTI parametric drift is due to uncorrelated contributions from the trap generation (interface, bulk) and trapping processes. Analysis and modelling of Nitrogen incorporation into the gate insulator, Germanium incorporation into the channel, and mechanical stress effects due to changes in the transistor layout or device dimensions; similarities and differences of (100) surface dominated planar and GAA MOSFETs and (110) sidewall dominated FinFETs are analysed.
650
2 4
$a
Electronic Devices.
$3
1366460
650
2 4
$a
Electronics and Microelectronics, Instrumentation.
$3
670219
650
1 4
$a
Electronic Circuits and Systems.
$3
1366689
650
0
$a
Solid state physics.
$3
641431
650
0
$a
Electronics.
$3
596389
650
0
$a
Electronic circuits.
$3
563332
700
1
$a
Mahapatra, Souvik.
$4
edt
$4
http://id.loc.gov/vocabulary/relators/edt
$3
1101880
710
2
$a
SpringerLink (Online service)
$3
593884
773
0
$t
Springer Nature eBook
776
0 8
$i
Printed edition:
$z
9789811661198
776
0 8
$i
Printed edition:
$z
9789811661211
776
0 8
$i
Printed edition:
$z
9789811661228
856
4 0
$u
https://doi.org/10.1007/978-981-16-6120-4
912
$a
ZDB-2-ENG
912
$a
ZDB-2-SXE
950
$a
Engineering (SpringerNature-11647)
950
$a
Engineering (R0) (SpringerNature-43712)
筆 0 讀者評論
多媒體
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入