國立虎尾科技大學 |

Finite State Machine Datapath Design, Optimization, and Implementation

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Finite State Machine Datapath Design, Optimization, and Implementation/ by Justin Davis, Robert Reese.
Author:	Davis, Justin.
other author:	Reese, Robert.
Description:	IX, 113 p.online resource. :
Contained By:	Springer Nature eBook
Subject:	Engineering. -
Online resource:	https://doi.org/10.1007/978-3-031-79776-7
ISBN:	9783031797767

Finite State Machine Datapath Design, Optimization, and Implementation
Davis, Justin.

Finite State Machine Datapath Design, Optimization, and Implementation[electronic resource] /by Justin Davis, Robert Reese. - 1st ed. 2008. - IX, 113 p.online resource. - Synthesis Lectures on Digital Circuits & Systems,1932-3174. - Synthesis Lectures on Digital Circuits & Systems,.

Calculating Maximum Clock Frequency -- Improving Design Performance -- Finite State Machine with Datapath (FSMD) Design -- Embedded Memory Usage in Finite State Machine with Datapath (FSMD) Designs.

Finite State Machine Datapath Design, Optimization, and Implementation explores the design space of combined FSM/Datapath implementations. The lecture starts by examining performance issues in digital systems such as clock skew and its effect on setup and hold time constraints, and the use of pipelining for increasing system clock frequency. This is followed by definitions for latency and throughput, with associated resource tradeoffs explored in detail through the use of dataflow graphs and scheduling tables applied to examples taken from digital signal processing applications. Also, design issues relating to functionality, interfacing, and performance for different types of memories commonly found in ASICs and FPGAs such as FIFOs, single-ports, and dual-ports are examined. Selected design examples are presented in implementation-neutral Verilog code and block diagrams, with associated design files available as downloads for both Altera Quartus and Xilinx Virtex FPGA platforms. A working knowledge of Verilog, logic synthesis, and basic digital design techniques is required. This lecture is suitable as a companion to the synthesis lecture titled Introduction to Logic Synthesis using Verilog HDL. Table of Contents: Calculating Maximum Clock Frequency / Improving Design Performance / Finite State Machine with Datapath (FSMD) Design / Embedded Memory Usage in Finite State Machine with Datapath (FSMD) Designs.

ISBN: 9783031797767

Standard No.: 10.1007/978-3-031-79776-7doiSubjects--Topical Terms:

561152
Engineering.

LC Class. No.: T1-995

Dewey Class. No.: 620

Finite State Machine Datapath Design, Optimization, and Implementation
LDR:02925nam a22003735i 4500 001 1097490
003 DE-He213
005 20220601133054.0
007 cr nn 008mamaa
008 230315s2008 sz | s |||| 0|eng d
020 $a 9783031797767 $9 978-3-031-79776-7
024 7 $a 10.1007/978-3-031-79776-7 $2 doi
035 $a 978-3-031-79776-7
050 4 $a T1-995
072 7 $a TBC $2 bicssc
072 7 $a TEC000000 $2 bisacsh
072 7 $a TBC $2 thema
082 0 4 $a 620 $2 23
100 1 $a Davis, Justin. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1407284
245 1 0 $a Finite State Machine Datapath Design, Optimization, and Implementation $h [electronic resource] / $c by Justin Davis, Robert Reese.
250 $a 1st ed. 2008.
264 1 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2008.
300 $a IX, 113 p. $b online resource.
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
347 $a text file $b PDF $2 rda
490 1 $a Synthesis Lectures on Digital Circuits & Systems, $x 1932-3174
505 0 $a Calculating Maximum Clock Frequency -- Improving Design Performance -- Finite State Machine with Datapath (FSMD) Design -- Embedded Memory Usage in Finite State Machine with Datapath (FSMD) Designs.
520 $a Finite State Machine Datapath Design, Optimization, and Implementation explores the design space of combined FSM/Datapath implementations. The lecture starts by examining performance issues in digital systems such as clock skew and its effect on setup and hold time constraints, and the use of pipelining for increasing system clock frequency. This is followed by definitions for latency and throughput, with associated resource tradeoffs explored in detail through the use of dataflow graphs and scheduling tables applied to examples taken from digital signal processing applications. Also, design issues relating to functionality, interfacing, and performance for different types of memories commonly found in ASICs and FPGAs such as FIFOs, single-ports, and dual-ports are examined. Selected design examples are presented in implementation-neutral Verilog code and block diagrams, with associated design files available as downloads for both Altera Quartus and Xilinx Virtex FPGA platforms. A working knowledge of Verilog, logic synthesis, and basic digital design techniques is required. This lecture is suitable as a companion to the synthesis lecture titled Introduction to Logic Synthesis using Verilog HDL. Table of Contents: Calculating Maximum Clock Frequency / Improving Design Performance / Finite State Machine with Datapath (FSMD) Design / Embedded Memory Usage in Finite State Machine with Datapath (FSMD) Designs.
650 0 $a Engineering. $3 561152
650 0 $a Electronic circuits. $3 563332
650 0 $a Control engineering. $3 1249728
650 0 $a Robotics. $3 561941
650 0 $a Automation. $3 596698
650 0 $a Computers. $3 565115
650 1 4 $a Technology and Engineering. $3 1366744
650 2 4 $a Electronic Circuits and Systems. $3 1366689
650 2 4 $a Control, Robotics, Automation. $3 1365878
650 2 4 $a Computer Hardware. $3 669779
700 1 $a Reese, Robert. $e author. $4 aut $4 http://id.loc.gov/vocabulary/relators/aut $3 1407325
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
776 0 8 $i Printed edition: $z 9783031797750
776 0 8 $i Printed edition: $z 9783031797774
830 0 $a Synthesis Lectures on Digital Circuits & Systems, $x 1932-3174 $3 1388398
856 4 0 $u https://doi.org/10.1007/978-3-031-79776-7
912 $a ZDB-2-SXSC
950 $a Synthesis Collection of Technology (R0) (SpringerNature-85007)