國立虎尾科技大學 |

Taking AIMS at digital design = analysis, improvement, modeling, and synthesis /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Taking AIMS at digital design/ by Axel Jantsch.
其他題名:	analysis, improvement, modeling, and synthesis /
作者:	Jantsch, Axel.
出版者:	Cham :Springer Nature Switzerland : : 2023.,
面頁冊數:	x, 306 p. :ill. (some col.), digital ; : 24 cm.;
Contained By:	Springer Nature eBook
標題:	Processor Architectures. -
電子資源:	https://doi.org/10.1007/978-3-031-35605-6
ISBN:	9783031356056

Taking AIMS at digital design = analysis, improvement, modeling, and synthesis /
Jantsch, Axel.

Taking AIMS at digital designanalysis, improvement, modeling, and synthesis /[electronic resource] :by Axel Jantsch. - Cham :Springer Nature Switzerland :2023. - x, 306 p. :ill. (some col.), digital ;24 cm.

Chapter 1. Introduction -- Chapter 2. CMOS Basics -- Chapter 3. Modeling and Design Flow Basics -- Chapter 4. Modeling Latches, FlipFlops and Registers -- Chapter 5. Register Transfer Paradigm -- Chapter 6. FPGA Architecture -- Chapter 7. Logic Optimization -- Chapter 8. Datapath -- Chapter 9. Controller -- Chapter 10. Synchronization and Communication -- Chapter 11. Summary.

This is an introductory textbook for courses in Synchronous Digital Design that enables students to develop useful intuitions for all of the key concepts of digital design. The author focuses this tutorial on the design flow, which is introduced as an iterative cycle of Analysis, Improvement, Modeling, and Synthesis. All the basic elements of digital design are covered, starting with the CMOS transistor to provide an abstraction upon which everything else is built. The other main foundational concepts introduced are clocked synchronous register-transfer level design, datapath, finite state machines and communication between clock domains. Explores alternative designs as design case studies to see the effects of modeling styles and synthesis strategies; Provides students with the conceptual basis upon which engineering expertise can be built; Emphasizes analysis and continuous improvement of a given solution, enabling intuition and abstraction.

ISBN: 9783031356056

Standard No.: 10.1007/978-3-031-35605-6doiSubjects--Topical Terms:

669787
Processor Architectures.

LC Class. No.: TK7867 / .J36 2023

Dewey Class. No.: 621.3815

Taking AIMS at digital design = analysis, improvement, modeling, and synthesis /
LDR:02337nam a2200325 a 4500 001 1116915
003 DE-He213
005 20230930084207.0
006 m d
007 cr nn 008maaau
008 240124s2023 sz s 0 eng d
020 $a 9783031356056 $q (electronic bk.)
020 $a 9783031356049 $q (paper)
024 7 $a 10.1007/978-3-031-35605-6 $2 doi
035 $a 978-3-031-35605-6
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7867 $b .J36 2023
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
072 7 $a TJFC $2 thema
082 0 4 $a 621.3815 $2 23
090 $a TK7867 $b .J35 2023
100 1 $a Jantsch, Axel. $3 783003
245 1 0 $a Taking AIMS at digital design $h [electronic resource] : $b analysis, improvement, modeling, and synthesis / $c by Axel Jantsch.
260 $a Cham : $c 2023. $b Springer Nature Switzerland : $b Imprint: Springer,
300 $a x, 306 p. : $b ill. (some col.), digital ; $c 24 cm.
505 0 $a Chapter 1. Introduction -- Chapter 2. CMOS Basics -- Chapter 3. Modeling and Design Flow Basics -- Chapter 4. Modeling Latches, FlipFlops and Registers -- Chapter 5. Register Transfer Paradigm -- Chapter 6. FPGA Architecture -- Chapter 7. Logic Optimization -- Chapter 8. Datapath -- Chapter 9. Controller -- Chapter 10. Synchronization and Communication -- Chapter 11. Summary.
520 $a This is an introductory textbook for courses in Synchronous Digital Design that enables students to develop useful intuitions for all of the key concepts of digital design. The author focuses this tutorial on the design flow, which is introduced as an iterative cycle of Analysis, Improvement, Modeling, and Synthesis. All the basic elements of digital design are covered, starting with the CMOS transistor to provide an abstraction upon which everything else is built. The other main foundational concepts introduced are clocked synchronous register-transfer level design, datapath, finite state machines and communication between clock domains. Explores alternative designs as design case studies to see the effects of modeling styles and synthesis strategies; Provides students with the conceptual basis upon which engineering expertise can be built; Emphasizes analysis and continuous improvement of a given solution, enabling intuition and abstraction.
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Embedded Systems. $3 1026431
650 1 4 $a Electronic Circuits and Systems. $3 1366689
650 0 $a Synchronous data transmission systems. $3 772269
650 0 $a Electronic circuit design. $3 596419
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer Nature eBook
856 4 0 $u https://doi.org/10.1007/978-3-031-35605-6
950 $a Engineering (SpringerNature-11647)