國立虎尾科技大學 |

Language: English

Back to Search results for [ subject:"遠程光電容積脈波." ]

基於嵌入式可規劃邏輯架構實現硬體加速應用於遠程光電容積脈波演算法 = =...

陳玉林

基於嵌入式可規劃邏輯架構實現硬體加速應用於遠程光電容積脈波演算法 = = Implementation of Hardware Acceleration for rPPG Algorithm Based on Embedded Programmable Logic Architecture /

Record Type:	Language materials, printed : Monograph/item
Title/Author:	基於嵌入式可規劃邏輯架構實現硬體加速應用於遠程光電容積脈波演算法 =/ 陳玉林.
Reminder of title:	Implementation of Hardware Acceleration for rPPG Algorithm Based on Embedded Programmable Logic Architecture /
remainder title:	Implementation of Hardware Acceleration for rPPG Algorithm Based on Embedded Programmable Logic Architecture.
Author:	陳玉林
Published:	雲林縣 :國立虎尾科技大學 , : 民113.07.,
Description:	[8], 53面 :圖, 表 ; : 30公分.;
Notes:	指導教授: 林光浩.
Subject:	remote photoplethy-smography (rPPG). -
Online resource:	電子資源

基於嵌入式可規劃邏輯架構實現硬體加速應用於遠程光電容積脈波演算法 = = Implementation of Hardware Acceleration for rPPG Algorithm Based on Embedded Programmable Logic Architecture /
陳玉林

基於嵌入式可規劃邏輯架構實現硬體加速應用於遠程光電容積脈波演算法 =Implementation of Hardware Acceleration for rPPG Algorithm Based on Embedded Programmable Logic Architecture /Implementation of Hardware Acceleration for rPPG Algorithm Based on Embedded Programmable Logic Architecture.陳玉林. - 初版. - 雲林縣 :國立虎尾科技大學 ,民113.07. - [8], 53面 :圖, 表 ;30公分.

指導教授: 林光浩.

碩士論文--國立虎尾科技大學電機工程系碩士班.

含參考書目.

遠程光電容積脈波（rPPG）技術是一種無接觸、非侵入式的方法，用於提取人體的生理訊號，如心率和血氧濃度等。由於 rPPG 需要處理高分辨率影像並從中提取微小的生理變化訊號，傳統的軟體方法在計算效率和即時性方面面臨挑戰。在本文中，提出一種基於嵌入式可程式邏輯架構（例如 AMD kria kv260）的硬體加速平台，用於優化 rPPG 演算法的執行效率。本論文設計並實現一個專用硬體加速器，涵蓋數據訊號預處理、平面正交於皮膚（POS）演算法以及後續的訊號過濾處理。與傳統軟體實現相比，這種硬體加速方案在計算效率、即時性和功耗方面具有顯著優勢。實驗結果顯示，使用HRPA硬體加速器，rPPG訊號的處理速度提高13倍，並且在保持高準確度的同時，顯著降低處理延遲。.

(平裝)Subjects--Topical Terms:

1451788
remote photoplethy-smography (rPPG).

基於嵌入式可規劃邏輯架構實現硬體加速應用於遠程光電容積脈波演算法 = = Implementation of Hardware Acceleration for rPPG Algorithm Based on Embedded Programmable Logic Architecture /
LDR:03152cam a2200241 i 4500 001 1129869
008 241015s2024 ch ak erm 000 0 chi d
035 $a (THES)112NYPI0441031
040 $a NFU $b chi $c NFU $e CCR
041 0 # $a chi $b chi $b eng
084 $a 008.165M $b 7514:2 113 $2 ncsclt
100 1 $a 陳玉林 $3 819923
245 1 0 $a 基於嵌入式可規劃邏輯架構實現硬體加速應用於遠程光電容積脈波演算法 = $b Implementation of Hardware Acceleration for rPPG Algorithm Based on Embedded Programmable Logic Architecture / $c 陳玉林.
246 1 1 $a Implementation of Hardware Acceleration for rPPG Algorithm Based on Embedded Programmable Logic Architecture.
250 $a 初版.
260 # $a 雲林縣 : $b 國立虎尾科技大學 , $c 民113.07.
300 $a [8], 53面 : $b 圖, 表 ; $c 30公分.
500 $a 指導教授: 林光浩.
500 $a 學年度: 112.
502 $a 碩士論文--國立虎尾科技大學電機工程系碩士班.
504 $a 含參考書目.
520 3 $a 遠程光電容積脈波（rPPG）技術是一種無接觸、非侵入式的方法，用於提取人體的生理訊號，如心率和血氧濃度等。由於 rPPG 需要處理高分辨率影像並從中提取微小的生理變化訊號，傳統的軟體方法在計算效率和即時性方面面臨挑戰。在本文中，提出一種基於嵌入式可程式邏輯架構（例如 AMD kria kv260）的硬體加速平台，用於優化 rPPG 演算法的執行效率。本論文設計並實現一個專用硬體加速器，涵蓋數據訊號預處理、平面正交於皮膚（POS）演算法以及後續的訊號過濾處理。與傳統軟體實現相比，這種硬體加速方案在計算效率、即時性和功耗方面具有顯著優勢。實驗結果顯示，使用HRPA硬體加速器，rPPG訊號的處理速度提高13倍，並且在保持高準確度的同時，顯著降低處理延遲。.
520 3 $a Remote photoplethysmography (rPPG) technology is a contactless, non-invasive method used to extract physiological signals such as heart rate and blood oxygen concentration from the human body. Due to the need to process high-resolution images and extract subtle physiological signal changes, traditional software-based methods face challenges in terms of computational efficiency and real-time performance. In this paper, we propose a hardware acceleration platform based on an embedded programmable logic architecture (e.g., AMD kria kv260) to optimize the execution efficiency of rPPG algorithms. We designed and implemented a dedicated hardware accelerator that encompasses data signal preprocessing, the rPPG algorithm(plane orthogonal to skin (POS) algorithm), and subsequent signal filtering processing. Compared to traditional software implementations, this hardware acceleration scheme offers significant advantages in terms of computational efficiency, real-time performance, and power consumption. Experimental results show that with HRPA (Hardware rPPG POS Accelerator), the processing speed of rPPG signals increased by 13 times, while maintaining high accuracy and significantly reducing processing latency..
563 $a (平裝)
650 # 4 $a remote photoplethy-smography (rPPG). $3 1451788
650 # 4 $a PYNQ. $3 1225617
650 # 4 $a programmable logic architecture. $3 1451787
650 # 4 $a KV260. $3 1451786
650 # 4 $a hardware acceleration. $3 1451785
650 # 4 $a Embedded systems. $3 1451784
650 # 4 $a 遠程光電容積脈波. $3 1451783
650 # 4 $a 可程式邏輯架構. $3 1451782
650 # 4 $a 硬體加速. $3 1451781
650 # 4 $a 嵌入式系統. $3 995141
856 7 # $u https://handle.ncl.edu.tw/11296/cc8x47 $z 電子資源 $2 http