國立虎尾科技大學 |

A Power-Performance Comparison of CMOS Tunable-Delay Clock Buffers.

Record Type:	Language materials, manuscript : Monograph/item
Title/Author:	A Power-Performance Comparison of CMOS Tunable-Delay Clock Buffers./
Author:	Wu, Jiaqi.
Description:	1 online resource (71 pages)
Notes:	Source: Masters Abstracts International, Volume: 84-09.
Contained By:	Masters Abstracts International84-09.
Subject:	Electrical engineering. -
Online resource:	click for full text (PQDT)
ISBN:	9798377616559

A Power-Performance Comparison of CMOS Tunable-Delay Clock Buffers.
Wu, Jiaqi.

A Power-Performance Comparison of CMOS Tunable-Delay Clock Buffers. - 1 online resource (71 pages)

Source: Masters Abstracts International, Volume: 84-09.

Thesis (M.A.S.)--University of Toronto (Canada), 2023.

Includes bibliographical references

This thesis presents a systematic comparison of the power-supply induced jitter (PSIJ), random jitter (RJ) generation and random jitter amplification (RJA) of different CMOS tunable-delay clock buffers in GF 45-nm PDSOI technology. Under the proposed comparison methodology, inductive peaking buffer architectures using passive and active inductors were found to have the best jitter performance. Passive inductors require large areas at moderate clock frequencies and thus are impractical for most applications. A novel active inductive peaking buffer architecture is proposed as an alternative, improving upon the state-of-the-art by reducing the self-loading effect and improving jitter attenuation. The clocks of two different digitally-controlled delay lines ( DCDL) using shunt capacitor buffers and the proposed active inductive peaking buffers were used at the final multiplexer stage of a prototype 25 Gb/s NRZ transmitter. The resulting post-layout simulated transmitter output jitter shows a 30% reduction using the proposed active inductive peaking buffer design.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2024

Mode of access: World Wide Web

ISBN: 9798377616559Subjects--Topical Terms:

596380
Electrical engineering.
Subjects--Index Terms:

Clock bufferingIndex Terms--Genre/Form:

554714
Electronic books.

A Power-Performance Comparison of CMOS Tunable-Delay Clock Buffers.
LDR:02436ntm a22003857 4500 001 1141695
005 20240414211448.5
006 m o d
007 cr mn ---uuuuu
008 250605s2023 xx obm 000 0 eng d
020 $a 9798377616559
035 $a (MiAaPQ)AAI30247087
035 $a AAI30247087
040 $a MiAaPQ $b eng $c MiAaPQ $d NTU
100 1 $a Wu, Jiaqi. $3 1465637
245 1 2 $a A Power-Performance Comparison of CMOS Tunable-Delay Clock Buffers.
264 0 $c 2023
300 $a 1 online resource (71 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Masters Abstracts International, Volume: 84-09.
500 $a Advisor: Carusone, Tony Chan.
502 $a Thesis (M.A.S.)--University of Toronto (Canada), 2023.
504 $a Includes bibliographical references
520 $a This thesis presents a systematic comparison of the power-supply induced jitter (PSIJ), random jitter (RJ) generation and random jitter amplification (RJA) of different CMOS tunable-delay clock buffers in GF 45-nm PDSOI technology. Under the proposed comparison methodology, inductive peaking buffer architectures using passive and active inductors were found to have the best jitter performance. Passive inductors require large areas at moderate clock frequencies and thus are impractical for most applications. A novel active inductive peaking buffer architecture is proposed as an alternative, improving upon the state-of-the-art by reducing the self-loading effect and improving jitter attenuation. The clocks of two different digitally-controlled delay lines ( DCDL) using shunt capacitor buffers and the proposed active inductive peaking buffers were used at the final multiplexer stage of a prototype 25 Gb/s NRZ transmitter. The resulting post-layout simulated transmitter output jitter shows a 30% reduction using the proposed active inductive peaking buffer design.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2024
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
650 4 $a Computer engineering. $3 569006
653 $a Clock buffering
653 $a Digitally-controlled delay line
653 $a Power-supply induced jitter
653 $a Random jitter
653 $a Wireline communications
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
690 $a 0464
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a University of Toronto (Canada). $b Electrical and Computer Engineering. $3 1148628
773 0 $t Masters Abstracts International $g 84-09.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=30247087 $z click for full text (PQDT)