國立虎尾科技大學 |

A Novel CNFET SRAM-Based Computing-In-Memory Design and Low Power Techniques for AI Accelerator.

Record Type:	Language materials, manuscript : Monograph/item
Title/Author:	A Novel CNFET SRAM-Based Computing-In-Memory Design and Low Power Techniques for AI Accelerator./
Author:	Kim, Young Bae.
Description:	1 online resource (120 pages)
Notes:	Source: Dissertations Abstracts International, Volume: 84-11, Section: B.
Contained By:	Dissertations Abstracts International84-11B.
Subject:	Electrical engineering. -
Online resource:	click for full text (PQDT)
ISBN:	9798379546878

A Novel CNFET SRAM-Based Computing-In-Memory Design and Low Power Techniques for AI Accelerator.
Kim, Young Bae.

A Novel CNFET SRAM-Based Computing-In-Memory Design and Low Power Techniques for AI Accelerator. - 1 online resource (120 pages)

Source: Dissertations Abstracts International, Volume: 84-11, Section: B.

Thesis (Ph.D.)--Illinois Institute of Technology, 2023.

Includes bibliographical references

Power consumption and data processing speed of integrated circuits (ICs) is an increasing concern in many emerging Artificial Intelligence (AI) applications, such as autonomous vehicles and Internet of Things (IoT). In addition, according to the 2020 International Technology Road map for Semiconductors (ITRS), the high power consumption trend of AI chips far exceeds the power requirements. As a result, power optimization techniques are highly regarded in nowadays AI chip designs. There are various low-power methodologies from the system level to the layout level, and we are focusing on transistor level and register transfer level (RTL) through this thesis.In this thesis, we propose a novel ultra-low power voltage-based computing-in- memory (CIM) design with a new SRAM bit cell structure for AI Accelerator. The basic working principle of CIM (Computing-in-memory) is to use the existing internal embedded memory array (e.g. SRAM) instead of external memory, and it reduces unnecessary access to external memory by calculating with internal embedded memory. Since the proposed our SRAM bit cell uses a single bitline for CIM calculation with decoupled read and write operations, it supports much higher energy efficiency. In addition, to separate read and write operations, the stack structure of the read unit minimizes leakage power consumption. Moreover, the proposed bit cell structure provides better read and write stability due to the isolated read path, write path and greater pull-up ratio. Compared to the state-of-the-art SRAM-CIM, our proposed SRAM-CIM does not require extra transistors for CIM vector-matrix multiplication. We implemented a 16k (128⇥128) bit cell array for the computation of 128x neurons, and used 64x binary inputs (0 or 1) and 64⇥128 binary weights (-1 or +1) values for the binary neural networks (BNNs). Each row of the bit cell array corresponding to a single neuron consists of a total of 128 cells, 64x cells for dot-product and 64x replicas cells for ADC reference. And 64x replicas cells consist of 32x cells for ADC reference and 32x cells for o↵set calibration. We used a row-by-row ADC for the quantized outputs of each neuron, which supports 1-7 bits of output for each neuron. The ADC uses the sweeping method using 32x duplicate bit cells, and the sweep cycle is set to 2N-1 +1, where N is the number of output bits. The simulation is performed at room temperature (27C) using 32nm CNFET and 20nm FinFET technology via Synopsys Hspice, and all transistors in bitcells use the minimum size considering the area, power, and speed. The proposed SRAM-CIM has reduced power consumption for vector-matrix multiplication by 99.96% compared to the existing state-of-the-art SRAM-CIM. Moreover, because of the separated reading unit from an internal node of latch, there is no feedback from the read access circuit, which makes it read static noise margin (SNM) free.Furthermore, for the low power AI accelerator design, we propose a new AI accelerator design method that applies low power techniques such as bus specific clock gating (BSCG) and local explicit clock gating (LECG) at the register-transfer- level (RT-level). And evaluates them on the Xilinx ZCU-102 FPGA SoC hardware platform and 45nm technology for ASIC, respectively. It measures dynamic power using a commercial EDA tool, and chooses only a subset of FFs to be gated selectively based on their switching activities. We achieve up to a 53.21% power reduction in the ASIC implementation and saved 32.72% of the dynamic power dissipation in the FPGA implementation. This shows that our RTL low power schemes have a powerful possibility of dynamic power reduction when applied to the FPGA design flow and ASIC design flow for the implementation of the AI system.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2024

Mode of access: World Wide Web

ISBN: 9798379546878Subjects--Topical Terms:

596380
Electrical engineering.
Subjects--Index Terms:

AI acceleratorIndex Terms--Genre/Form:

554714
Electronic books.

A Novel CNFET SRAM-Based Computing-In-Memory Design and Low Power Techniques for AI Accelerator.
LDR:05145ntm a22003737 4500 001 1141720
005 20240414211455.5
006 m o d
007 cr mn ---uuuuu
008 250605s2023 xx obm 000 0 eng d
020 $a 9798379546878
035 $a (MiAaPQ)AAI30422831
035 $a AAI30422831
040 $a MiAaPQ $b eng $c MiAaPQ $d NTU
100 1 $a Kim, Young Bae. $3 1465669
245 1 2 $a A Novel CNFET SRAM-Based Computing-In-Memory Design and Low Power Techniques for AI Accelerator.
264 0 $c 2023
300 $a 1 online resource (120 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 84-11, Section: B.
500 $a Advisor: Choi, Kyuwon Ken.
502 $a Thesis (Ph.D.)--Illinois Institute of Technology, 2023.
504 $a Includes bibliographical references
520 $a Power consumption and data processing speed of integrated circuits (ICs) is an increasing concern in many emerging Artificial Intelligence (AI) applications, such as autonomous vehicles and Internet of Things (IoT). In addition, according to the 2020 International Technology Road map for Semiconductors (ITRS), the high power consumption trend of AI chips far exceeds the power requirements. As a result, power optimization techniques are highly regarded in nowadays AI chip designs. There are various low-power methodologies from the system level to the layout level, and we are focusing on transistor level and register transfer level (RTL) through this thesis.In this thesis, we propose a novel ultra-low power voltage-based computing-in- memory (CIM) design with a new SRAM bit cell structure for AI Accelerator. The basic working principle of CIM (Computing-in-memory) is to use the existing internal embedded memory array (e.g. SRAM) instead of external memory, and it reduces unnecessary access to external memory by calculating with internal embedded memory. Since the proposed our SRAM bit cell uses a single bitline for CIM calculation with decoupled read and write operations, it supports much higher energy efficiency. In addition, to separate read and write operations, the stack structure of the read unit minimizes leakage power consumption. Moreover, the proposed bit cell structure provides better read and write stability due to the isolated read path, write path and greater pull-up ratio. Compared to the state-of-the-art SRAM-CIM, our proposed SRAM-CIM does not require extra transistors for CIM vector-matrix multiplication. We implemented a 16k (128⇥128) bit cell array for the computation of 128x neurons, and used 64x binary inputs (0 or 1) and 64⇥128 binary weights (-1 or +1) values for the binary neural networks (BNNs). Each row of the bit cell array corresponding to a single neuron consists of a total of 128 cells, 64x cells for dot-product and 64x replicas cells for ADC reference. And 64x replicas cells consist of 32x cells for ADC reference and 32x cells for o↵set calibration. We used a row-by-row ADC for the quantized outputs of each neuron, which supports 1-7 bits of output for each neuron. The ADC uses the sweeping method using 32x duplicate bit cells, and the sweep cycle is set to 2N-1 +1, where N is the number of output bits. The simulation is performed at room temperature (27C) using 32nm CNFET and 20nm FinFET technology via Synopsys Hspice, and all transistors in bitcells use the minimum size considering the area, power, and speed. The proposed SRAM-CIM has reduced power consumption for vector-matrix multiplication by 99.96% compared to the existing state-of-the-art SRAM-CIM. Moreover, because of the separated reading unit from an internal node of latch, there is no feedback from the read access circuit, which makes it read static noise margin (SNM) free.Furthermore, for the low power AI accelerator design, we propose a new AI accelerator design method that applies low power techniques such as bus specific clock gating (BSCG) and local explicit clock gating (LECG) at the register-transfer- level (RT-level). And evaluates them on the Xilinx ZCU-102 FPGA SoC hardware platform and 45nm technology for ASIC, respectively. It measures dynamic power using a commercial EDA tool, and chooses only a subset of FFs to be gated selectively based on their switching activities. We achieve up to a 53.21% power reduction in the ASIC implementation and saved 32.72% of the dynamic power dissipation in the FPGA implementation. This shows that our RTL low power schemes have a powerful possibility of dynamic power reduction when applied to the FPGA design flow and ASIC design flow for the implementation of the AI system.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2024
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
650 4 $a Computer engineering. $3 569006
653 $a AI accelerator
653 $a Computing-in-memory
653 $a Low-power techniques
653 $a Binary neural networks
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
690 $a 0464
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a Illinois Institute of Technology. $b Electrical and Computer Engineering. $3 1179314
773 0 $t Dissertations Abstracts International $g 84-11B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=30422831 $z click for full text (PQDT)