國立虎尾科技大學 |

Design and Application of Single and Multi-Gate Transistor-Based Analog Chaotic Maps.

紀錄類型:	書目-語言資料,手稿 : Monograph/item
正題名/作者:	Design and Application of Single and Multi-Gate Transistor-Based Analog Chaotic Maps./
作者:	Sadia, Maisha.
面頁冊數:	1 online resource (183 pages)
附註:	Source: Dissertations Abstracts International, Volume: 85-04, Section: B.
Contained By:	Dissertations Abstracts International85-04B.
標題:	Computer engineering. -
電子資源:	click for full text (PQDT)
ISBN:	9798380580113

Design and Application of Single and Multi-Gate Transistor-Based Analog Chaotic Maps.
Sadia, Maisha.

Design and Application of Single and Multi-Gate Transistor-Based Analog Chaotic Maps. - 1 online resource (183 pages)

Source: Dissertations Abstracts International, Volume: 85-04, Section: B.

Thesis (Ph.D.)--The University of Mississippi, 2023.

Includes bibliographical references

Rapid advancement in technology has led to an increase in security threats, such as side-channel attacks and reverse engineering, which can potentially leak sensitive data or code to malicious parties. To address these challenges, researchers harness the inherent complexity of chaos-based computing. Leveraging chaos offers several advantages, including logic obfuscation, mitigation of power analysis attacks, and encryption of images and data.The motivation has been to design hardware-efficient circuits that meet modern systems' power, area, and performance requirements and provide enhanced security. We have introduced our novel one-dimensional discrete chaotic map circuits, designed using a 45nm CMOS process, although the proposed topologies are applicable across different technology nodes. The key advantage of these designs lies in their hardware efficiency, achieved by utilizing only four MOS transistors. Despite their simple design, these circuits exhibit robust chaotic performance over a wide range of chaotic parameters. We analyzed the circuit's chaotic performance using various entropy metrics, such as bifurcation plot, Lyapunov exponent, correlation coefficient, sample entropy, and Shannon entropy. The results demonstrate significant improvement over previous transistor-level designs and highlight the excellent properties of randomness across a wide chaotic parameter range.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2024

Mode of access: World Wide Web

ISBN: 9798380580113Subjects--Topical Terms:

569006
Computer engineering.
Subjects--Index Terms:

Discrete chaotic mapsIndex Terms--Genre/Form:

554714
Electronic books.

Design and Application of Single and Multi-Gate Transistor-Based Analog Chaotic Maps.
LDR:02765ntm a22003737 4500 001 1143830
005 20240517105004.5
006 m o d
007 cr mn ---uuuuu
008 250605s2023 xx obm 000 0 eng d
020 $a 9798380580113
035 $a (MiAaPQ)AAI30572470
035 $a AAI30572470
040 $a MiAaPQ $b eng $c MiAaPQ $d NTU
100 1 $a Sadia, Maisha. $3 1468631
245 1 0 $a Design and Application of Single and Multi-Gate Transistor-Based Analog Chaotic Maps.
264 0 $c 2023
300 $a 1 online resource (183 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 85-04, Section: B.
500 $a Advisor: Cao, Lei;Hasan, Md. Sakib.
502 $a Thesis (Ph.D.)--The University of Mississippi, 2023.
504 $a Includes bibliographical references
520 $a Rapid advancement in technology has led to an increase in security threats, such as side-channel attacks and reverse engineering, which can potentially leak sensitive data or code to malicious parties. To address these challenges, researchers harness the inherent complexity of chaos-based computing. Leveraging chaos offers several advantages, including logic obfuscation, mitigation of power analysis attacks, and encryption of images and data.The motivation has been to design hardware-efficient circuits that meet modern systems' power, area, and performance requirements and provide enhanced security. We have introduced our novel one-dimensional discrete chaotic map circuits, designed using a 45nm CMOS process, although the proposed topologies are applicable across different technology nodes. The key advantage of these designs lies in their hardware efficiency, achieved by utilizing only four MOS transistors. Despite their simple design, these circuits exhibit robust chaotic performance over a wide range of chaotic parameters. We analyzed the circuit's chaotic performance using various entropy metrics, such as bifurcation plot, Lyapunov exponent, correlation coefficient, sample entropy, and Shannon entropy. The results demonstrate significant improvement over previous transistor-level designs and highlight the excellent properties of randomness across a wide chaotic parameter range.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2024
538 $a Mode of access: World Wide Web
650 4 $a Computer engineering. $3 569006
650 4 $a Electrical engineering. $3 596380
653 $a Discrete chaotic maps
653 $a Hardware security
653 $a Nonlinear dynamics
653 $a Random number generator
655 7 $a Electronic books. $2 local $3 554714
690 $a 0464
690 $a 0544
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a The University of Mississippi. $b Electrical Engineering. $3 1213873
773 0 $t Dissertations Abstracts International $g 85-04B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=30572470 $z click for full text (PQDT)