國立虎尾科技大學 |

Power-Efficient Spiking Neuromorphic Designs Using CMOS and Emerging Devices /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Power-Efficient Spiking Neuromorphic Designs Using CMOS and Emerging Devices // Ziru Li.
作者:	Li, Ziru,
面頁冊數:	1 electronic resource (86 pages)
附註:	Source: Dissertations Abstracts International, Volume: 85-11, Section: B.
Contained By:	Dissertations Abstracts International85-11B.
標題:	Computer science. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31140113
ISBN:	9798382729695

Power-Efficient Spiking Neuromorphic Designs Using CMOS and Emerging Devices /
Li, Ziru,

Power-Efficient Spiking Neuromorphic Designs Using CMOS and Emerging Devices /Ziru Li. - 1 electronic resource (86 pages)

Source: Dissertations Abstracts International, Volume: 85-11, Section: B.

The artificial intelligence (AI) algorithms have played critical roles in a variety of application scenarios in our daily life. The size of state-of-the-art large-scale AI models widely adopted in different domains have been proliferating to tens of billions of parameters. The dedicated AI hardware tailored for data-intensive and computation-intensive AI algorithms consume tremendous power due to data transmission of model parameters and massive computation. The solutions to boosting the power efficiency of AI hardware are two-fold. On the one hand, continuous research efforts have been paid to search for more efficient computing paradigms for neural networks. For instance, the bio-inspired neuromorphic computing paradigm stems from the investigation of the natural neural system. The neuromorphic spiking-neural-networks (SNNs) emulate the human brain which transmits information efficiently through spike events. On the other hand, hardware designers have been seeking architecture- and circuit-level solutions to reducing the memory access and computation costs. Processing-in-memory (PIM) paradigm, which is one of the promising solutions, eliminates the power and latency of data transmission by performing data operations directly within the memory.In this dissertation, my research work on power-efficient neuromorphic designs will be introduced. These neuromorphic designs harness the spike-based data processing and in-memory-computing paradigm. With the help of architecture-level techniques and dedicated circuits with CMOS and emerging memory devices, the proposed designs achieve significant improvement in terms of power efficiency and performance.

English

ISBN: 9798382729695Subjects--Topical Terms:

573171
Computer science.
Subjects--Index Terms:

In-sensor-processing

Power-Efficient Spiking Neuromorphic Designs Using CMOS and Emerging Devices /
LDR:03176nam a22004453i 4500 001 1157747
005 20250603111407.5
006 m o d
007 cr|nu||||||||
008 250804s2024 miu||||||m |||||||eng d
020 $a 9798382729695
035 $a (MiAaPQD)AAI31140113
035 $a AAI31140113
040 $a MiAaPQD $b eng $c MiAaPQD $e rda
100 1 $a Li, Ziru, $e author. $3 1484011
245 1 0 $a Power-Efficient Spiking Neuromorphic Designs Using CMOS and Emerging Devices / $c Ziru Li.
264 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2024
300 $a 1 electronic resource (86 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 85-11, Section: B.
500 $a Advisors: Li, Hai Committee members: Morizio, James; Wills, Lisa; Yu, Shimeng; Chen, Yiran.
502 $b Ph.D. $c Duke University $d 2024.
520 $a The artificial intelligence (AI) algorithms have played critical roles in a variety of application scenarios in our daily life. The size of state-of-the-art large-scale AI models widely adopted in different domains have been proliferating to tens of billions of parameters. The dedicated AI hardware tailored for data-intensive and computation-intensive AI algorithms consume tremendous power due to data transmission of model parameters and massive computation. The solutions to boosting the power efficiency of AI hardware are two-fold. On the one hand, continuous research efforts have been paid to search for more efficient computing paradigms for neural networks. For instance, the bio-inspired neuromorphic computing paradigm stems from the investigation of the natural neural system. The neuromorphic spiking-neural-networks (SNNs) emulate the human brain which transmits information efficiently through spike events. On the other hand, hardware designers have been seeking architecture- and circuit-level solutions to reducing the memory access and computation costs. Processing-in-memory (PIM) paradigm, which is one of the promising solutions, eliminates the power and latency of data transmission by performing data operations directly within the memory.In this dissertation, my research work on power-efficient neuromorphic designs will be introduced. These neuromorphic designs harness the spike-based data processing and in-memory-computing paradigm. With the help of architecture-level techniques and dedicated circuits with CMOS and emerging memory devices, the proposed designs achieve significant improvement in terms of power efficiency and performance.
546 $a English
590 $a School code: 0066
650 4 $a Computer science. $3 573171
650 4 $a Computer engineering. $3 569006
653 $a In-sensor-processing
653 $a Neuromorphic computing
653 $a Processing-in-memory
653 $a Spiking-neural-networks
653 $a Encoding
653 $a Natural neural system
690 $a 0464
690 $a 0984
690 $a 0800
710 2 $a Duke University. $b Electrical and Computer Engineering. $3 845695
720 1 $a Li, Hai $e degree supervisor.
773 0 $t Dissertations Abstracts International $g 85-11B.
790 $a 0066
791 $a Ph.D.
792 $a 2024
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31140113