國立虎尾科技大學 |

Enhancement Techniques for Digital Phase-Locked Loops /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Enhancement Techniques for Digital Phase-Locked Loops // Amr Ibrahim Farag Eissa.
作者:	Eissa, Amr Ibrahim Farag,
面頁冊數:	1 electronic resource (155 pages)
附註:	Source: Dissertations Abstracts International, Volume: 86-01, Section: B.
Contained By:	Dissertations Abstracts International86-01B.
標題:	Information technology. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31331613
ISBN:	9798383258958

Enhancement Techniques for Digital Phase-Locked Loops /
Eissa, Amr Ibrahim Farag,

Enhancement Techniques for Digital Phase-Locked Loops /Amr Ibrahim Farag Eissa. - 1 electronic resource (155 pages)

Source: Dissertations Abstracts International, Volume: 86-01, Section: B.

The performance of phase-locked loops (PLLs) is critical to advancing the data rates in wired and wireless communication systems. Most PLLs incorporate either analog filters and voltage-controlled oscillators (VCOs) or digital filters and digitally-controlled oscillators (DCOs). The former are called analog PLLs and the latter are called digital PLLs. To date, analog PLLs have the best phase error performance, but digital PLLs occupy smaller active area, lend themselves better to digital calibration and signal processing techniques, and are more compatible with highly-scaled CMOS integrated circuit (IC) technology. Thus, improving the performance of digital PLLs has been the subject of intensive research for many years.The first chapter of this dissertation presents an incremental frequency control (IFC) scheme for DCOs comprised of an arbitrarily large bank of unit-weighted frequency control elements (FCEs). The scheme requires only a pair of differential 1-bit control signals, is inherently monotonic, and avoids transient frequency glitches. Measurement results are presented to demonstrate the functionality of the proposed frequency control scheme and its negligible impact on a PLL's locking time and phase noise.The second chapter of this dissertation presents a reference frequency-doubling (RFD) technique that is immune to crystal oscillator duty-cycle error and is not subject to the speed-accuracy trade-off associated with conventional duty-cycle error calibration techniques. The technique is presented and analyzed in the context of a delta-sigma frequency-to-digital converter (ΔΣ-FDC) based PLL. Analysis and behavioral simulations with nonideal circuit parameters show a 10x improvement in the worst-case convergence time compared to prior art.The third chapter of this dissertation describes a parasitic-capacitance-induced nonlinearity mechanism in charge pumps (CPs) used in fractional-N PLLs, along with a scheme to mitigate it. Presented in the context of a 10 GHz ΔΣ-FDC based PLL, behavioral simulations with nonideal circuit parameters show that the proposed technique reduces the PLL's fractional spurs' level by more than 10 dB, achieving a worst-case in-band spur level below −54 dBc and an integrated RMS jitter below 80 fs. The fourth chapter of this dissertation presents a system architecture review, along with behavioral simulation results, for a 9-11 GHz ΔΣ-FDC PLL IC, targeting 75 fsrms jitter.

English

ISBN: 9798383258958Subjects--Topical Terms:

559429
Information technology.
Subjects--Index Terms:

Wireless communication

Enhancement Techniques for Digital Phase-Locked Loops /
LDR:03942nam a22004333i 4500 001 1157824
005 20250603111422.5
006 m o d
007 cr|nu||||||||
008 250804s2024 miu||||||m |||||||eng d
020 $a 9798383258958
035 $a (MiAaPQD)AAI31331613
035 $a AAI31331613
040 $a MiAaPQD $b eng $c MiAaPQD $e rda
100 1 $a Eissa, Amr Ibrahim Farag, $e author. $3 1484100
245 1 0 $a Enhancement Techniques for Digital Phase-Locked Loops / $c Amr Ibrahim Farag Eissa.
264 1 $a Ann Arbor : $b ProQuest Dissertations & Theses, $c 2024
300 $a 1 electronic resource (155 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertations Abstracts International, Volume: 86-01, Section: B.
500 $a Advisors: Galton, Ian Committee members: Asbeck , Peter ; Cauwenberghs, Gert ; Nguyen, Truong .
502 $b Ph.D. $c University of California, San Diego $d 2024.
520 $a The performance of phase-locked loops (PLLs) is critical to advancing the data rates in wired and wireless communication systems. Most PLLs incorporate either analog filters and voltage-controlled oscillators (VCOs) or digital filters and digitally-controlled oscillators (DCOs). The former are called analog PLLs and the latter are called digital PLLs. To date, analog PLLs have the best phase error performance, but digital PLLs occupy smaller active area, lend themselves better to digital calibration and signal processing techniques, and are more compatible with highly-scaled CMOS integrated circuit (IC) technology. Thus, improving the performance of digital PLLs has been the subject of intensive research for many years.The first chapter of this dissertation presents an incremental frequency control (IFC) scheme for DCOs comprised of an arbitrarily large bank of unit-weighted frequency control elements (FCEs). The scheme requires only a pair of differential 1-bit control signals, is inherently monotonic, and avoids transient frequency glitches. Measurement results are presented to demonstrate the functionality of the proposed frequency control scheme and its negligible impact on a PLL's locking time and phase noise.The second chapter of this dissertation presents a reference frequency-doubling (RFD) technique that is immune to crystal oscillator duty-cycle error and is not subject to the speed-accuracy trade-off associated with conventional duty-cycle error calibration techniques. The technique is presented and analyzed in the context of a delta-sigma frequency-to-digital converter (ΔΣ-FDC) based PLL. Analysis and behavioral simulations with nonideal circuit parameters show a 10x improvement in the worst-case convergence time compared to prior art.The third chapter of this dissertation describes a parasitic-capacitance-induced nonlinearity mechanism in charge pumps (CPs) used in fractional-N PLLs, along with a scheme to mitigate it. Presented in the context of a 10 GHz ΔΣ-FDC based PLL, behavioral simulations with nonideal circuit parameters show that the proposed technique reduces the PLL's fractional spurs' level by more than 10 dB, achieving a worst-case in-band spur level below −54 dBc and an integrated RMS jitter below 80 fs. The fourth chapter of this dissertation presents a system architecture review, along with behavioral simulation results, for a 9-11 GHz ΔΣ-FDC PLL IC, targeting 75 fsrms jitter.
546 $a English
590 $a School code: 0033
650 4 $a Information technology. $3 559429
650 4 $a Computer science. $3 573171
650 4 $a Engineering. $3 561152
650 4 $a Electrical engineering. $3 596380
653 $a Wireless communication
653 $a Phase-locked loops
653 $a integrated circuit
653 $a Reference frequency-doubling
690 $a 0544
690 $a 0489
690 $a 0984
690 $a 0537
710 2 $a University of California, San Diego. $b Electrical and Computer Engineering. $3 1465765
720 1 $a Galton, Ian $e degree supervisor.
773 0 $t Dissertations Abstracts International $g 86-01B.
790 $a 0033
791 $a Ph.D.
792 $a 2024
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=31331613