國立虎尾科技大學 |

On-chip communication architectures = system on chip interconnect /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	On-chip communication architectures/ Sudeep Pasricha, Nikil Dutt.
其他題名:	system on chip interconnect /
作者:	Pasricha, Sudeep.
其他作者:	Dutt, Nikil.
出版者:	Amsterdam ;Elsevier / Morgan Kaufmann Publishers, : c2008.,
面頁冊數:	xvii, 522 p. :ill. ; : 25 cm.;
標題:	Interconnects (Integrated circuit technology) -
電子資源:	An electronic book accessible through the World Wide Web; click for information
電子資源:	An electronic book accessible through the World Wide Web; click for information
ISBN:	9780123738929

On-chip communication architectures = system on chip interconnect /
Pasricha, Sudeep.

On-chip communication architecturessystem on chip interconnect /[electronic resource] :Sudeep Pasricha, Nikil Dutt. - Amsterdam ;Elsevier / Morgan Kaufmann Publishers,c2008. - xvii, 522 p. :ill. ;25 cm.

Includes bibliographical references and index.

An Overview of System-on-Chips; Need for Communication-centric Design Flow; Basic Concepts of Bus-based Communication Architectures; Bus-based Communication Architecture Specification Standards; Limitations of Current Design Approaches; Physical and Electrical Analysis; Models for Performance Exploration; Power/Energy Exploration; Design and Synthesis of Communication Architectures; Innovative Aspects; Dynamic Bus Reconfiguration; Bus Encoding Techniques; Interface Synthesis and Optimization; Secure On-chip Communication Infrastructure; Verification; Custom Bus Design; Open Problems; Network-on-Chips; Optical Interconnects; Wireless Interconnects; Physical Design Trends.

Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of applications, fueled by the era of digital convergence. Improvements in process technology have effectively shrunk board-level components so they can be integrated on a single chip. New on-chip communication architectures have been designed to support all inter-component communication in a SoC design. These communication architecture fabrics have a critical impact on the power consumption, performance, cost and design cycle time of modern SoC designs. As application complexity strains the communication backbone of SoC designs, academic and industrial R&D efforts and dollars are increasingly focused on communication architecture design. This book is a comprehensive reference on concepts, research and trends in on-chip communication architecture design. It will provide readers with a comprehensive survey, not available elsewhere, of all current standards for on-chip communication architectures. KEY FEATURES * A definitive guide to on-chip communication architectures, explaining key concepts, surveying research efforts and predicting future trends * Detailed analysis of all popular standards for on-chip communication architectures * Comprehensive survey of all research on communication architectures, covering a wide range of topics relevant to this area, spanning the past several years, and up to date with the most current research efforts * Future trends that with have a significant impact on research and design of communication architectures over the next several years.

Electronic reproduction.
Amsterdam :
Elsevier Science & Technology,
2008.

Mode of access: World Wide Web.

ISBN: 9780123738929

Source: 137171:137307Elsevier Science & Technologyhttp://www.sciencedirect.comSubjects--Topical Terms:

655374
Interconnects (Integrated circuit technology)
Index Terms--Genre/Form:

554714
Electronic books.

LC Class. No.: TK7895.E42 / P4 2008eb

Dewey Class. No.: 621.3815

On-chip communication architectures = system on chip interconnect /
LDR:03849nam 2200337Ia 4500 001 618277
003 OCoLC
005 20090612093507.0
006 m d
007 cr cn|||||||||
008 100106s2008 ne a sb 001 0 eng d
020 $a 9780123738929
020 $a 012373892X
029 1 $a NZ1 $b 12541550
029 1 $a AU@ $b 000043178402
035 $a (OCoLC)228148474
035 $a ocn228148474
037 $a 137171:137307 $b Elsevier Science & Technology $n http://www.sciencedirect.com
040 $a OPELS $c OPELS
049 $a TEFA
050 1 4 $a TK7895.E42 $b P4 2008eb
082 0 4 $a 621.3815 $2 22
100 1 $a Pasricha, Sudeep. $3 655373
245 1 0 $a On-chip communication architectures $h [electronic resource] : $b system on chip interconnect / $c Sudeep Pasricha, Nikil Dutt.
260 $a Amsterdam ; $a Boston : $c c2008. $b Elsevier / Morgan Kaufmann Publishers,
300 $a xvii, 522 p. : $b ill. ; $c 25 cm.
504 $a Includes bibliographical references and index.
505 0 $a An Overview of System-on-Chips; Need for Communication-centric Design Flow; Basic Concepts of Bus-based Communication Architectures; Bus-based Communication Architecture Specification Standards; Limitations of Current Design Approaches; Physical and Electrical Analysis; Models for Performance Exploration; Power/Energy Exploration; Design and Synthesis of Communication Architectures; Innovative Aspects; Dynamic Bus Reconfiguration; Bus Encoding Techniques; Interface Synthesis and Optimization; Secure On-chip Communication Infrastructure; Verification; Custom Bus Design; Open Problems; Network-on-Chips; Optical Interconnects; Wireless Interconnects; Physical Design Trends.
520 $a Over the past decade, system-on-chip (SoC) designs have evolved to address the ever increasing complexity of applications, fueled by the era of digital convergence. Improvements in process technology have effectively shrunk board-level components so they can be integrated on a single chip. New on-chip communication architectures have been designed to support all inter-component communication in a SoC design. These communication architecture fabrics have a critical impact on the power consumption, performance, cost and design cycle time of modern SoC designs. As application complexity strains the communication backbone of SoC designs, academic and industrial R&D efforts and dollars are increasingly focused on communication architecture design. This book is a comprehensive reference on concepts, research and trends in on-chip communication architecture design. It will provide readers with a comprehensive survey, not available elsewhere, of all current standards for on-chip communication architectures. KEY FEATURES * A definitive guide to on-chip communication architectures, explaining key concepts, surveying research efforts and predicting future trends * Detailed analysis of all popular standards for on-chip communication architectures * Comprehensive survey of all research on communication architectures, covering a wide range of topics relevant to this area, spanning the past several years, and up to date with the most current research efforts * Future trends that with have a significant impact on research and design of communication architectures over the next several years.
533 $a Electronic reproduction. $b Amsterdam : $c Elsevier Science & Technology, $d 2008. $n Mode of access: World Wide Web. $n System requirements: Web browser. $n Title from title screen (viewed on May 14, 2008). $n Access may be restricted to users at subscribing institutions.
650 0 $a Interconnects (Integrated circuit technology) $3 655374
650 0 $a Computer architecture. $3 528145
650 0 $a Microcomputers $x Buses. $3 639479
650 0 $a Systems on a chip. $3 639657
655 7 $a Electronic books. $2 local $3 554714
700 1 $a Dutt, Nikil. $3 639623
710 2 $a ScienceDirect (Online service) $3 636041
856 4 0 $3 ScienceDirect $u http://www.sciencedirect.com/science/book/9780123738929 $z An electronic book accessible through the World Wide Web; click for information
856 4 0 $3 Referex $u http://www.engineeringvillage.com/controller/servlet/OpenURL?genre=book&isbn=9780123738929 $z An electronic book accessible through the World Wide Web; click for information
994 $a C0 $b TEF