國立虎尾科技大學 |

語系: 繁體中文

說明(常見問題)

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Writing testbenches using System Ver...

~

Bergeron, Janick.

Writing testbenches using System Verilog /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Writing testbenches using System Verilog // by Janick Bergeron.
作者:	Bergeron, Janick.
其他作者:	Bergeron, Janick.
出版者:	New York ,Springer, : c2006.:,
面頁冊數:	xxvi, 412 p. :ill. ; : 24 cm.;
附註:	This book presents the same concepts as the second edition of Writing testbenches, functional verification of HDL models, but uses System Verilog as the sole implementation vehicle. The languages used in the second edition are still available.
標題:	Computer hardware description languages. -
電子資源:	http://www.loc.gov/catdir/enhancements/fy0663/2005938214-d.html
電子資源:	http://www.loc.gov/catdir/enhancements/fy0814/2005938214-t.html
ISBN:	0387292217 (cloth) :

Writing testbenches using System Verilog /
Bergeron, Janick.

Writing testbenches using System Verilog /by Janick Bergeron. - New York ,Springer,c2006.: - xxvi, 412 p. :ill. ;24 cm.

This book presents the same concepts as the second edition of Writing testbenches, functional verification of HDL models, but uses System Verilog as the sole implementation vehicle. The languages used in the second edition are still available.

Includes bibliographical references and index.

ISBN: 0387292217 (cloth) :NT1500

LCCN: 2005938214Subjects--Topical Terms:

598451
Computer hardware description languages.

LC Class. No.: TK7885.7 / .B48 2006

Dewey Class. No.: 621.39/2

Writing testbenches using System Verilog /
LDR:01243cam a2200289 a 4500 001 649444
005 20100906101923.0
008 101004s2006 nyua b 001 0 eng d
010 $a 2005938214
020 $a 0387292217 (cloth) : $c NT1500
020 $a 9780387292212 (cloth)
020 $a 0387312757 (ebk.)
020 $a 9780387312750 (ebk.)
035 $a (CStRLIN)PASGA3145095-B
035 $a (PSt) (Sirsi) a3145095
035 $a 2005938214
040 $a OHX $c OHX $d NIC $d DLC $d NFU
041 0 # $a eng
042 $a lccopycat
050 0 0 $a TK7885.7 $b .B48 2006
082 0 0 $a 621.39/2 $2 22
100 1 $a Bergeron, Janick. $3 719319
245 1 0 $a Writing testbenches using System Verilog / $c by Janick Bergeron.
260 # $a New York , $c c2006.: $b Springer,
300 $a xxvi, 412 p. : $b ill. ; $c 24 cm.
500 $a This book presents the same concepts as the second edition of Writing testbenches, functional verification of HDL models, but uses System Verilog as the sole implementation vehicle. The languages used in the second edition are still available.
504 $a Includes bibliographical references and index.
650 # 0 $a Computer hardware description languages. $3 598451
650 # 0 $a Integrated circuits $x Verification. $3 639622
700 1 # $a Bergeron, Janick. $3 719319
856 4 2 $3 Publisher description $u http://www.loc.gov/catdir/enhancements/fy0663/2005938214-d.html
856 4 1 $3 Table of contents only $u http://www.loc.gov/catdir/enhancements/fy0814/2005938214-t.html

筆 0 讀者評論

館藏

1 筆 • 頁數 1 •
1

典藏地名稱

館藏流通類別

E033948

圖書館3F 書庫

一般圖書(BOOK)

一般圖書

621.392 B496 2006

一般使用(Normal)

在架

0

1 筆 • 頁數 1 •
1

多媒體

評論

新增評論分享你的心得

Export

取書館別

變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]

登入