國立虎尾科技大學 |

Design through Verilog HDL

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Design through Verilog HDL/ T.R. Padmanabhan, B. Bala Tripura Sundari.
作者:	Patma�n�apa�n, �Ti. �Ar.
其他作者:	Tripura Sundari, B. Bala.
出版者:	Piscataway, NJ :IEEE Press ; : c2004.,
面頁冊數:	1 online resource (xii, 455 p.) :ill. :
標題:	Verilog (Computer hardware description language) -
電子資源:	http://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5236707
ISBN:	0471441481 (cloth)

Design through Verilog HDL
Patma�n�apa�n, �Ti. �Ar.

Design through Verilog HDL[electronic resource] /T.R. Padmanabhan, B. Bala Tripura Sundari. - Piscataway, NJ :IEEE Press ;c2004. - 1 online resource (xii, 455 p.) :ill.

Includes bibliographical references (p. 449-450) and index.

Machine generated contents note: 1. Introduction to VLSI Design -- 2. Introduction to Verilog -- 3. Language Constructs and Conventions in Verilog -- 4. Gate Level Modeling -- 1 -- 5. Gate Level Modeling -- 2 -- 6. Modeling at Data Flow Level -- 7. Behavioral Modeling -- 1 -- 8. Behavioral Modeling II -- 9. Functions, Tasks, and User-Defined Primitives -- 10. Switch Level Modeling -- 11. System Tasks, Functions, and Compiler Directives -- 12. Queues, Plas, and FSMS -- App. A Keywords and Their Significance -- App. B Truth Tables of Gates an Switches.

Access restricted to users at subscribing institutions of Wiley Interscience.

Mode of access: World Wide Web.

ISBN: 0471441481 (cloth)

Standard No.: 10.1002/0471723002doiSubjects--Topical Terms:

563915
Verilog (Computer hardware description language)
Subjects--Index Terms:

Electrical and Electronics Engineering.Index Terms--Genre/Form:

554714
Electronic books.

LC Class. No.: TK7885.7 / .P37 2004

Dewey Class. No.: 621.39/2

Design through Verilog HDL
LDR:02211cam 2200433Ma 4500 001 670345
003 OCoLC
005 20121225141810.0
006 m o d
007 cr |||
008 130624s2004 njua ob 001 0 eng d
019 $a 61486691 $a 666968019
020 $a 0471441481 (cloth)
020 $a 9780471441489 (cloth)
020 $a 0471723002 (electronic bk.)
020 $a 9780471723004 (electronic bk.)
024 7 $a 10.1002/0471723002 $2 doi
029 0 $a DG1 $b jws01702532
029 1 $a AU@ $b 000024774308
029 1 $a GBVCP $b 714992666
035 $a (OCoLC)85820224 $z (OCoLC)61486691 $z (OCoLC)666968019
035 $a ocm85820224
040 $a DG1 $b eng $c DG1 $d BTCTA $d YDXCP $d IEEEE $d OCLCQ $d DG1 $d UPM $d OCLCQ $d SINTU $d IDEBK $d OCLCQ
049 $a HISA
050 4 $a TK7885.7 $b .P37 2004
082 0 4 $a 621.39/2 $2 22
100 1 $a Patma�n�apa�n, �Ti. �Ar. $3 771684
245 1 0 $a Design through Verilog HDL $h [electronic resource] / $c T.R. Padmanabhan, B. Bala Tripura Sundari.
260 $a Piscataway, NJ : $a Hoboken, NJ : $b IEEE Press ; $c c2004. $b Wiley-Interscience,
300 $a 1 online resource (xii, 455 p.) : $b ill.
504 $a Includes bibliographical references (p. 449-450) and index.
505 0 $a Machine generated contents note: 1. Introduction to VLSI Design -- 2. Introduction to Verilog -- 3. Language Constructs and Conventions in Verilog -- 4. Gate Level Modeling -- 1 -- 5. Gate Level Modeling -- 2 -- 6. Modeling at Data Flow Level -- 7. Behavioral Modeling -- 1 -- 8. Behavioral Modeling II -- 9. Functions, Tasks, and User-Defined Primitives -- 10. Switch Level Modeling -- 11. System Tasks, Functions, and Compiler Directives -- 12. Queues, Plas, and FSMS -- App. A Keywords and Their Significance -- App. B Truth Tables of Gates an Switches.
506 $a Access restricted to users at subscribing institutions of Wiley Interscience.
538 $a Mode of access: World Wide Web.
650 0 $a Verilog (Computer hardware description language) $3 563915
650 7 $a Verilog (langage de description de mat�eriel informatique) $2 ram $3 880959
653 $a Electrical and Electronics Engineering.
655 4 $a Electronic books. $2 local $3 554714
700 1 $a Tripura Sundari, B. Bala. $3 771685
710 2 $a John Wiley & Sons. $3 771620
856 4 0 $3 IEEE Xplore $u http://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5236707
938 $a Wiley Subscription Services $b WILY $n jws01702532
938 $a Baker and Taylor $b BTCP $n BK0007440162
938 $a YBP Library Services $b YANK $n 2943216
938 $a Ingram Digital eBook Collection $b IDEB $n 55707
994 $a 92 $b TWHIS