Language:
English
繁體中文
Help
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Integrated circuit and system design...
~
Monteiro, Jose.
Integrated circuit and system design = power and timing modeling, optimization and simulation : 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, revised selected papers /
Record Type:
Language materials, printed : Monograph/item
Title/Author:
Integrated circuit and system design/ Lars Svensson, Jose Monteiro (eds.)
Reminder of title:
power and timing modeling, optimization and simulation : 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, revised selected papers /
other author:
Svensson, Lars.
corporate name:
Workshop on the Preservation of Stability under Discretization
Published:
Berlin, Heidelberg :Springer Berlin Heidelberg, : 2009.,
Description:
xiii, 462 p. :ill., digital ; : 24 cm.;
Series:
Lecture notes in computer science,
Contained By:
Springer eBooks
Subject:
Integrated circuits - Congresses. - Very large scale integration -
Online resource:
http://dx.doi.org/10.1007/978-3-540-95948-9
ISBN:
9783540959489 (electronic bk.)
Integrated circuit and system design = power and timing modeling, optimization and simulation : 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, revised selected papers /
Integrated circuit and system design
power and timing modeling, optimization and simulation : 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, revised selected papers /[electronic resource] :Lars Svensson, Jose Monteiro (eds.) - Berlin, Heidelberg :Springer Berlin Heidelberg,2009. - xiii, 462 p. :ill., digital ;24 cm. - Lecture notes in computer science,53490302-9743 ;.
ISBN: 9783540959489 (electronic bk.)Subjects--Topical Terms:
675648
Integrated circuits
--Very large scale integration--Congresses.
Dewey Class. No.: 621.395
Integrated circuit and system design = power and timing modeling, optimization and simulation : 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, revised selected papers /
LDR
:00977nam 2200229 a 4500
001
744061
003
Springer
005
20090514163101.0
006
m d
007
cr nn 008maaau
008
130722s2009 gw j eng d
020
$a
9783540959489 (electronic bk.)
020
$a
9783540959472 (paper)
035
$a
978-3-540-95947-2
082
0 4
$a
621.395
$2
22
090
$a
TK7874.75
$b
.P311 2008
111
2
$a
Workshop on the Preservation of Stability under Discretization
$d
(2001 :
$c
Fort Collins, Colo.)
$3
527686
245
1 0
$a
Integrated circuit and system design
$h
[electronic resource] :
$b
power and timing modeling, optimization and simulation : 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, revised selected papers /
$c
Lars Svensson, Jose Monteiro (eds.)
260
$a
Berlin, Heidelberg :
$b
Springer Berlin Heidelberg,
$c
2009.
300
$a
xiii, 462 p. :
$b
ill., digital ;
$c
24 cm.
440
0
$a
Lecture notes in computer science,
$x
0302-9743 ;
$v
5349
650
0
$a
Integrated circuits
$x
Very large scale integration
$x
Computer-aided design
$v
Congresses.
$3
675648
$3
872950
650
1 4
$a
Computer Science.
$3
593922
650
2 4
$a
Circuits and Systems.
$3
670901
650
2 4
$a
System Performance and Evaluation.
$3
669346
650
2 4
$a
Logic Design.
$3
670915
650
2 4
$a
Memory Structures.
$3
677022
650
2 4
$a
Processor Architectures.
$3
669787
650
2 4
$a
Arithmetic and Logic Structures.
$3
672631
700
1
$a
Svensson, Lars.
$3
896856
700
1
$a
Monteiro, Jose.
$3
896857
710
2
$a
SpringerLink (Online service)
$3
593884
773
0
$t
Springer eBooks
856
4 0
$u
http://dx.doi.org/10.1007/978-3-540-95948-9
950
$a
Computer Science (Springer-11645; ZDB-2-SCS)
based on 0 review(s)
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login