Language:
English
繁體中文
Help
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Time-predictable architectures
~
Rochange, Christine.
Time-predictable architectures
Record Type:
Language materials, printed : Monograph/item
Title/Author:
Time-predictable architectures/ Christine Rochange, Sascha Uhrig, Pascal Sainrat.
Author:
Rochange, Christine.
other author:
Uhrig, Sascha.
Published:
London, UK :ISTE, Ltd. ; : 2014.,
Description:
1 online resource.
Subject:
Real-time data processing. -
Online resource:
http://onlinelibrary.wiley.com/book/10.1002/9781118790229
ISBN:
9781118790229 (electronic bk.)
Time-predictable architectures
Rochange, Christine.
Time-predictable architectures
[electronic resource] /Christine Rochange, Sascha Uhrig, Pascal Sainrat. - London, UK :ISTE, Ltd. ;2014. - 1 online resource. - Focus series. - Focus series..
Includes bibliographical references and index.
Real-Time Systems and Time Predictability / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Timing Analysis of Real-Time Systems / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Current Processor Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Memory Hierarchy / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Multicores / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Example Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat.
ISBN: 9781118790229 (electronic bk.)
Standard No.: 10.1002/9781118790229doiSubjects--Topical Terms:
568181
Real-time data processing.
LC Class. No.: QA76.54
Dewey Class. No.: 004.33
Time-predictable architectures
LDR
:01449cam a2200289Ki 4500
001
831091
003
OCoLC
006
m o d
007
cr |||||||||||
008
160215s2014 enk ob 001 0 eng d
020
$a
9781118790229 (electronic bk.)
020
$a
1118790227 (electronic bk.)
020
$a
9781118790137 (electronic bk.)
020
$z
9781848215931
024
7
$a
10.1002/9781118790229
$2
doi
035
$a
(OCoLC)870263361
035
$a
ocn870263361
040
$a
DG1
$b
eng
$c
DG1
$d
YDXCP
050
4
$a
QA76.54
082
0 4
$a
004.33
$2
23
100
1
$a
Rochange, Christine.
$3
1058706
245
1 0
$a
Time-predictable architectures
$h
[electronic resource] /
$c
Christine Rochange, Sascha Uhrig, Pascal Sainrat.
260
$a
London, UK :
$a
Hoboken, NJ :
$b
ISTE, Ltd. ;
$c
2014.
$b
John Wiley & Sons, Inc.,
300
$a
1 online resource.
490
1
$a
Focus series
504
$a
Includes bibliographical references and index.
505
0
$a
Real-Time Systems and Time Predictability / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Timing Analysis of Real-Time Systems / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Current Processor Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Memory Hierarchy / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Multicores / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Example Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat.
588
$a
Description based on print version record.
650
0
$a
Real-time data processing.
$3
568181
650
0
$a
Computer architecture.
$3
528145
700
1
$a
Uhrig, Sascha.
$3
1058707
700
1
$a
Sainrat, Pascal.
$3
1058708
830
0
$a
Focus series.
$3
1058709
856
4 0
$u
http://onlinelibrary.wiley.com/book/10.1002/9781118790229
based on 0 review(s)
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login