國立虎尾科技大學 |

Functional verification of dynamically reconfigurable FPGA-based systems

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Functional verification of dynamically reconfigurable FPGA-based systems/ by Lingkan Gong, Oliver Diessel.
Author:	Gong, Lingkan.
other author:	Diessel, Oliver.
Published:	Cham :Springer International Publishing : : 2015.,
Description:	xxi, 216 p. :ill., digital ; : 24 cm.;
Contained By:	Springer eBooks
Subject:	Field programmable gate arrays. -
Online resource:	http://dx.doi.org/10.1007/978-3-319-06838-1
ISBN:	9783319068381 (electronic bk.)

Functional verification of dynamically reconfigurable FPGA-based systems
Gong, Lingkan.

Functional verification of dynamically reconfigurable FPGA-based systems[electronic resource] /by Lingkan Gong, Oliver Diessel. - Cham :Springer International Publishing :2015. - xxi, 216 p. :ill., digital ;24 cm.

Introduction -- Verification Challenges -- Modeling Reconfiguration -- Getting Started with Verification -- Case Studies -- References Designs -- Conclusions.-- Appendix A: Bugs Detected in Case Studies -- Appendix B: Inside the ReSim Library -- References.

This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain verification productivity by abstracting away the physical details of the FPGA fabric. Two implementations of the simulation-only layer are included: Extended ReChannel is a SystemC library that can be used to check DRS designs at a high level; ReSim is a library to support RTL simulation of a DRS reconfiguring both its logic and state. Through a number of case studies, the authors demonstrate how their approach integrates seamlessly with existing, mainstream DRS design flows and with well-established verification methodologies such as top-down modeling and coverage-driven verification. Provides researchers with an in-depth understanding of the challenges in verifying dynamically reconfigurable systems and the state-of-the-art methods used to overcome them; Guides engineers with systematic approaches and tools to achieve verification closure in their dynamically reconfigurable projects; Includes a comprehensive set of case studies, with an analysis of real bugs detected in the designs described; Uses tools and techniques compatible with mainstream products (e.g. Xilinx/Altera tools, ModelSim simulator, Verilog/VHDL design language, etc)

ISBN: 9783319068381 (electronic bk.)

Standard No.: 10.1007/978-3-319-06838-1doiSubjects--Topical Terms:

564014
Field programmable gate arrays.

LC Class. No.: TK7895.G36

Dewey Class. No.: 621.395

Functional verification of dynamically reconfigurable FPGA-based systems
LDR:02766nam a2200313 a 4500 001 834632
003 DE-He213
005 20150617095315.0
006 m d
007 cr nn 008maaau
008 160421s2015 gw s 0 eng d
020 $a 9783319068381 (electronic bk.)
020 $a 9783319068374 (paper)
024 7 $a 10.1007/978-3-319-06838-1 $2 doi
035 $a 978-3-319-06838-1
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7895.G36
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 621.395 $2 23
090 $a TK7895.G36 $b G638 2015
100 1 $a Gong, Lingkan. $3 1063279
245 1 0 $a Functional verification of dynamically reconfigurable FPGA-based systems $h [electronic resource] / $c by Lingkan Gong, Oliver Diessel.
260 $a Cham : $c 2015. $b Springer International Publishing : $b Imprint: Springer,
300 $a xxi, 216 p. : $b ill., digital ; $c 24 cm.
505 0 $a Introduction -- Verification Challenges -- Modeling Reconfiguration -- Getting Started with Verification -- Case Studies -- References Designs -- Conclusions.-- Appendix A: Bugs Detected in Case Studies -- Appendix B: Inside the ReSim Library -- References.
520 $a This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain verification productivity by abstracting away the physical details of the FPGA fabric. Two implementations of the simulation-only layer are included: Extended ReChannel is a SystemC library that can be used to check DRS designs at a high level; ReSim is a library to support RTL simulation of a DRS reconfiguring both its logic and state. Through a number of case studies, the authors demonstrate how their approach integrates seamlessly with existing, mainstream DRS design flows and with well-established verification methodologies such as top-down modeling and coverage-driven verification. Provides researchers with an in-depth understanding of the challenges in verifying dynamically reconfigurable systems and the state-of-the-art methods used to overcome them; Guides engineers with systematic approaches and tools to achieve verification closure in their dynamically reconfigurable projects; Includes a comprehensive set of case studies, with an analysis of real bugs detected in the designs described; Uses tools and techniques compatible with mainstream products (e.g. Xilinx/Altera tools, ModelSim simulator, Verilog/VHDL design language, etc)
650 0 $a Field programmable gate arrays. $3 564014
650 1 4 $a Engineering. $3 561152
650 2 4 $a Circuits and Systems. $3 670901
650 2 4 $a Processor Architectures. $3 669787
650 2 4 $a Electronic Circuits and Devices. $3 782968
700 1 $a Diessel, Oliver. $3 1063280
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-06838-1
950 $a Engineering (Springer-11647)