國立虎尾科技大學 |

Timing channels in cryptography = a micro-architectural perspective /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Timing channels in cryptography/ by Chester Rebeiro, Debdeep Mukhopadhyay, Sarani Bhattacharya.
其他題名:	a micro-architectural perspective /
作者:	Rebeiro, Chester.
其他作者:	Mukhopadhyay, Debdeep.
出版者:	Cham :Springer International Publishing : : 2015.,
面頁冊數:	xvii, 152 p. :ill. (some col.), digital ; : 24 cm.;
Contained By:	Springer eBooks
標題:	Data encryption (Computer science) -
電子資源:	http://dx.doi.org/10.1007/978-3-319-12370-7
ISBN:	9783319123707 (electronic bk.)

Timing channels in cryptography = a micro-architectural perspective /
Rebeiro, Chester.

Timing channels in cryptographya micro-architectural perspective /[electronic resource] :by Chester Rebeiro, Debdeep Mukhopadhyay, Sarani Bhattacharya. - Cham :Springer International Publishing :2015. - xvii, 152 p. :ill. (some col.), digital ;24 cm.

An Introduction to Timing Attacks -- Modern Cryptography -- Superscalar Processors, Cache Memories, and Branch Predictors -- Time-Driven Cache Attacks -- Advanced Time-Driven Cache Attacks on Block Ciphers -- A Formal Analysis of Time-Driven Cache Attacks -- Profiled Time-Driven Cache Attacks on Block Ciphers -- Access-Driven Cache Attacks on Block Ciphers -- Branch Prediction Attacks -- Countermeasures for Timing Attacks.

This book deals with timing attacks on software implementations of encryption algorithms. It describes and analyzes various unintended covert timing channels that are formed when ciphers are executed in microprocessors. Modern superscalar microprocessors are considered, which are enabled with features such as multi-threaded, pipelined, parallel, speculative, and out-of-order execution. Various timing attack algorithms are described and analyzed for block ciphers as well as public-key ciphers. The interplay between the cipher implementation, system architecture, and the attack's success is analyzed. Further hardware and software countermeasures are discussed with the aim of illustrating methods to build systems that can protect against these attacks. Discusses various timing attack algorithms in detail allowing readers to reconstruct the attack. Provides several experimental results to support the theoretical analysis provided in the book. Analyzes information leakage from cache memories and branch prediction units in the processor. Examines information leakage models that would help quantify leakage in a covert timing channels.

ISBN: 9783319123707 (electronic bk.)

Standard No.: 10.1007/978-3-319-12370-7doiSubjects--Topical Terms:

658943
Data encryption (Computer science)

LC Class. No.: QA76.9.A25

Dewey Class. No.: 005.82

Timing channels in cryptography = a micro-architectural perspective /
LDR:02629nam a2200337 a 4500 001 835646
003 DE-He213
005 20150806171806.0
006 m d
007 cr nn 008maaau
008 160421s2015 gw s 0 eng d
020 $a 9783319123707 (electronic bk.)
020 $a 9783319123691 (paper)
024 7 $a 10.1007/978-3-319-12370-7 $2 doi
035 $a 978-3-319-12370-7
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.A25
072 7 $a TTBM $2 bicssc
072 7 $a UYS $2 bicssc
072 7 $a TEC008000 $2 bisacsh
072 7 $a COM073000 $2 bisacsh
082 0 4 $a 005.82 $2 23
090 $a QA76.9.A25 $b R289 2015
100 1 $a Rebeiro, Chester. $3 1065122
245 1 0 $a Timing channels in cryptography $h [electronic resource] : $b a micro-architectural perspective / $c by Chester Rebeiro, Debdeep Mukhopadhyay, Sarani Bhattacharya.
260 $a Cham : $c 2015. $b Springer International Publishing : $b Imprint: Springer,
300 $a xvii, 152 p. : $b ill. (some col.), digital ; $c 24 cm.
505 0 $a An Introduction to Timing Attacks -- Modern Cryptography -- Superscalar Processors, Cache Memories, and Branch Predictors -- Time-Driven Cache Attacks -- Advanced Time-Driven Cache Attacks on Block Ciphers -- A Formal Analysis of Time-Driven Cache Attacks -- Profiled Time-Driven Cache Attacks on Block Ciphers -- Access-Driven Cache Attacks on Block Ciphers -- Branch Prediction Attacks -- Countermeasures for Timing Attacks.
520 $a This book deals with timing attacks on software implementations of encryption algorithms. It describes and analyzes various unintended covert timing channels that are formed when ciphers are executed in microprocessors. Modern superscalar microprocessors are considered, which are enabled with features such as multi-threaded, pipelined, parallel, speculative, and out-of-order execution. Various timing attack algorithms are described and analyzed for block ciphers as well as public-key ciphers. The interplay between the cipher implementation, system architecture, and the attack's success is analyzed. Further hardware and software countermeasures are discussed with the aim of illustrating methods to build systems that can protect against these attacks. Discusses various timing attack algorithms in detail allowing readers to reconstruct the attack. Provides several experimental results to support the theoretical analysis provided in the book. Analyzes information leakage from cache memories and branch prediction units in the processor. Examines information leakage models that would help quantify leakage in a covert timing channels.
650 0 $a Data encryption (Computer science) $3 658943
650 1 4 $a Engineering. $3 561152
650 2 4 $a Signal, Image and Speech Processing. $3 670837
650 2 4 $a Data Structures, Cryptology and Information Theory. $3 669665
700 1 $a Mukhopadhyay, Debdeep. $3 815675
700 1 $a Bhattacharya, Sarani. $3 1065123
710 2 $a SpringerLink (Online service) $3 593884
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-12370-7
950 $a Engineering (Springer-11647)