國立虎尾科技大學 |

Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET.

紀錄類型:	書目-語言資料,手稿 : Monograph/item
正題名/作者:	Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET./
作者:	Rana, Parshant.
面頁冊數:	1 online resource (64 pages)
附註:	Source: Masters Abstracts International, Volume: 56-05.
Contained By:	Masters Abstracts International56-05(E).
標題:	Electrical engineering. -
電子資源:	click for full text (PQDT)
ISBN:	9780355103298

Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET.
Rana, Parshant.

Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET. - 1 online resource (64 pages)

Source: Masters Abstracts International, Volume: 56-05.

Thesis (M.S.)

Includes bibliographical references

CMOS Technology has been scaled down to 7 nm with FinFET replacing planar MOSFET devices. Due to short channel effects, the FinFET structure was developed to provide better electrostatic control on subthreshold leakage and saturation current over planar MOSFETs while having the desired current drive. The FinFET structure has an undoped or fully depleted fin, which supports immunity from random dopant fluctuations (RDF -- a phenomenon which causes a reduction in the threshold voltage and is prominent at sub 50 nm tech nodes due to lesser dopant atoms) and thus causes threshold voltage (Vth) roll-off by reducing the Vth. However, as the advanced CMOS technologies are shrinking down to a 5 nm technology node, subthreshold leakage and drain-induced-barrier-lowering (DIBL) are driving the introduction of new metal-oxide-semiconductor field-effect transistor (MOSFET) structures to improve performance. GAA field effect transistors are shown to be the potential candidates for these advanced nodes. In nanowire devices, due to the presence of the gate on all sides of the channel, DIBL should be lower compared to the FinFETs.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018

Mode of access: World Wide Web

ISBN: 9780355103298Subjects--Topical Terms:

596380
Electrical engineering.
Index Terms--Genre/Form:

554714
Electronic books.

Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET.
LDR:03273ntm a2200349Ki 4500 001 910939
005 20180517120324.5
006 m o u
007 cr mn||||a|a||
008 190606s2017 xx obm 000 0 eng d
020 $a 9780355103298
035 $a (MiAaPQ)AAI10601418
035 $a (MiAaPQ)asu:17170
035 $a AAI10601418
040 $a MiAaPQ $b eng $c MiAaPQ
099 $a TUL $f hyy $c available through World Wide Web
100 1 $a Rana, Parshant. $3 1182478
245 1 0 $a Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET.
264 0 $c 2017
300 $a 1 online resource (64 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Masters Abstracts International, Volume: 56-05.
500 $a Adviser: Lawrence Clark.
502 $a Thesis (M.S.) $c Arizona State University $d 2017.
504 $a Includes bibliographical references
520 $a CMOS Technology has been scaled down to 7 nm with FinFET replacing planar MOSFET devices. Due to short channel effects, the FinFET structure was developed to provide better electrostatic control on subthreshold leakage and saturation current over planar MOSFETs while having the desired current drive. The FinFET structure has an undoped or fully depleted fin, which supports immunity from random dopant fluctuations (RDF -- a phenomenon which causes a reduction in the threshold voltage and is prominent at sub 50 nm tech nodes due to lesser dopant atoms) and thus causes threshold voltage (Vth) roll-off by reducing the Vth. However, as the advanced CMOS technologies are shrinking down to a 5 nm technology node, subthreshold leakage and drain-induced-barrier-lowering (DIBL) are driving the introduction of new metal-oxide-semiconductor field-effect transistor (MOSFET) structures to improve performance. GAA field effect transistors are shown to be the potential candidates for these advanced nodes. In nanowire devices, due to the presence of the gate on all sides of the channel, DIBL should be lower compared to the FinFETs.
520 $a A 3-D technology computer aided design (TCAD) device simulation is done to compare the performance of FinFET and GAA nanowire structures with vertically stacked horizontal nanowires. Subthreshold slope, DIBL & saturation current are measured and compared between these devices. The FinFET's device performance has been matched with the ASAP7 compact model with the impact of tensile and compressive strain on NMOS & PMOS respectively. Metal work function is adjusted for the desired current drive. The nanowires have shown better electrostatic performance over FinFETs with excellent improvement in DIBL and subthreshold slope. This proves that horizontal nanowires can be the potential candidate for 5 nm technology node. A GAA nanowire structure for 5 nm tech node is characterized with a gate length of 15 nm. The structure is scaled down from 7 nm node to 5 nm by using a scaling factor of 0.7.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2018
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a Arizona State University. $b Electrical Engineering. $3 845389
773 0 $t Masters Abstracts International $g 56-05(E).
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=10601418 $z click for full text (PQDT)