國立虎尾科技大學 |

Linear *RF CMOS circuit design.

紀錄類型:	書目-語言資料,手稿 : Monograph/item
正題名/作者:	Linear *RF CMOS circuit design./
作者:	Ding, Yongwang.
面頁冊數:	1 online resource (126 pages)
附註:	Source: Dissertation Abstracts International, Volume: 65-08, Section: B, page: 4186.
Contained By:	Dissertation Abstracts International65-08B.
標題:	Electrical engineering. -
電子資源:	click for full text (PQDT)
ISBN:	9780496004935

Linear *RF CMOS circuit design.
Ding, Yongwang.

Linear *RF CMOS circuit design. - 1 online resource (126 pages)

Source: Dissertation Abstracts International, Volume: 65-08, Section: B, page: 4186.

Thesis (Ph.D.)

Includes bibliographical references

This thesis presents techniques to improve the performance of linear integrated circuits (IC) in MOS at high frequencies. Those circuits are primarily used in radio-frequency (RF) front-ends of wireless communication systems, such as low noise amplifiers (LNA) and mixers in a receiver and power amplifiers (PA) in a transmitter. Integrated devices used in RF CMOS ICs are discussed, and their characteristics related to CMOS process and the applications are briefly reviewed. Several popular transconductor designs in CMOS are also reviewed. A novel linearization technique is presented. With a small trade-off of gain and power consumption this technique can improve the linearity of the majority of circuits by tens of dB. Particularly, for modern CMOS processes, most of which has device matching better than 1%, the distortion can be compressed by up to 40 dB at the output. Although this thesis discusses CMOS integrated circuits at radio frequencies only, this linearization technique is generally applicable and not limited to CMOS or RF circuits. Several applications are presented. A prototype LNA has been fabricated in a 0.25mum CMOS process, with a measured +18 dBm IIP3. This technique improves the dynamic range of a receiver RF front-end by 12 dB. A new class of power amplifier (parallel class A&B) is also presented to extend the linear operation range and save the DC power consumption. It has been shown by both simulations and measurements that the new PA doubles the maximum output power and reduces the DC power consumption by up to 50%.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018

Mode of access: World Wide Web

ISBN: 9780496004935Subjects--Topical Terms:

596380
Electrical engineering.
Index Terms--Genre/Form:

554714
Electronic books.

Linear *RF CMOS circuit design.
LDR:02746ntm a2200325Ki 4500 001 912001
005 20180605073452.5
006 m o u
007 cr mn||||a|a||
008 190606s2004 xx obm 000 0 eng d
020 $a 9780496004935
035 $a (MiAaPQ)AAI3142598
035 $a AAI3142598
040 $a MiAaPQ $b eng $c MiAaPQ
099 $a TUL $f hyy $c available through World Wide Web
100 1 $a Ding, Yongwang. $3 670902
245 1 0 $a Linear *RF CMOS circuit design.
264 0 $c 2004
300 $a 1 online resource (126 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertation Abstracts International, Volume: 65-08, Section: B, page: 4186.
500 $a Adviser: Ramesh Harjani.
502 $a Thesis (Ph.D.) $c University of Minnesota $d 2004.
504 $a Includes bibliographical references
520 $a This thesis presents techniques to improve the performance of linear integrated circuits (IC) in MOS at high frequencies. Those circuits are primarily used in radio-frequency (RF) front-ends of wireless communication systems, such as low noise amplifiers (LNA) and mixers in a receiver and power amplifiers (PA) in a transmitter. Integrated devices used in RF CMOS ICs are discussed, and their characteristics related to CMOS process and the applications are briefly reviewed. Several popular transconductor designs in CMOS are also reviewed. A novel linearization technique is presented. With a small trade-off of gain and power consumption this technique can improve the linearity of the majority of circuits by tens of dB. Particularly, for modern CMOS processes, most of which has device matching better than 1%, the distortion can be compressed by up to 40 dB at the output. Although this thesis discusses CMOS integrated circuits at radio frequencies only, this linearization technique is generally applicable and not limited to CMOS or RF circuits. Several applications are presented. A prototype LNA has been fabricated in a 0.25mum CMOS process, with a measured +18 dBm IIP3. This technique improves the dynamic range of a receiver RF front-end by 12 dB. A new class of power amplifier (parallel class A&B) is also presented to extend the linear operation range and save the DC power consumption. It has been shown by both simulations and measurements that the new PA doubles the maximum output power and reduces the DC power consumption by up to 50%.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2018
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a University of Minnesota. $3 1184161
773 0 $t Dissertation Abstracts International $g 65-08B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3142598 $z click for full text (PQDT)