國立虎尾科技大學 |

Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters.

紀錄類型:	書目-語言資料,手稿 : Monograph/item
正題名/作者:	Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters./
作者:	Maghari, Nima.
面頁冊數:	1 online resource (126 pages)
附註:	Source: Dissertation Abstracts International, Volume: 72-03, Section: B, page: 1680.
Contained By:	Dissertation Abstracts International72-03B.
標題:	Electrical engineering. -
電子資源:	click for full text (PQDT)
ISBN:	9781124463179

Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters.
Maghari, Nima.

Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters. - 1 online resource (126 pages)

Source: Dissertation Abstracts International, Volume: 72-03, Section: B, page: 1680.

Thesis (Ph.D.)

Includes bibliographical references

Delta-sigma analog-to-digital converters (ADCs) are suitable for many applications due to several advantages such as relaxed anti-aliasing filter, high signal-to-noise and distortion ratio (SNDR) and most important of all, reduced sensitivity to analog imperfections. This thesis introduces several structures to overcome loop imperfections and stability issues in delta-sigma modulators. First, a new multi-loop delta-sigma modulator is proposed to combine the relaxed circuit requirements of single-loop modulators with the stability of traditional multi-loop modulators. Measurement results of the prototype IC confirmed with opamps with loop gain of less than 30dB, SNDR of over 74dB can be achieved. Also proposed is a new single-loop modulator using a delay-free two-step quantizer enabling the input signals beyond the full-scale range to be processed by the loop. The fabricated prototype IC achieves over 75dB SNDR by allowing signals up to +5dBFS input signals. Third, is a modified dual-slope ADC which achieves first-order quantization noise-shaping. Combined as the quantizer of a second-order delta-sigma loop, the fabricated prototype IC achieves third-order noise shaping with 78dB peak SNDR.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018

Mode of access: World Wide Web

ISBN: 9781124463179Subjects--Topical Terms:

596380
Electrical engineering.
Index Terms--Genre/Form:

554714
Electronic books.

Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters.
LDR:02462ntm a2200325Ki 4500 001 912016
005 20180605073452.5
006 m o u
007 cr mn||||a|a||
008 190606s2010 xx obm 000 0 eng d
020 $a 9781124463179
035 $a (MiAaPQ)AAI3441896
035 $a AAI3441896
040 $a MiAaPQ $b eng $c MiAaPQ
099 $a TUL $f hyy $c available through World Wide Web
100 1 $a Maghari, Nima. $3 1184180
245 1 0 $a Architectural Compensation Techniques for Analog Inaccuracies in DeltaSigma Analog-to-Digital Converters.
264 0 $c 2010
300 $a 1 online resource (126 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertation Abstracts International, Volume: 72-03, Section: B, page: 1680.
500 $a Adviser: Un-Ku Moon.
502 $a Thesis (Ph.D.) $c Oregon State University $d 2010.
504 $a Includes bibliographical references
520 $a Delta-sigma analog-to-digital converters (ADCs) are suitable for many applications due to several advantages such as relaxed anti-aliasing filter, high signal-to-noise and distortion ratio (SNDR) and most important of all, reduced sensitivity to analog imperfections. This thesis introduces several structures to overcome loop imperfections and stability issues in delta-sigma modulators. First, a new multi-loop delta-sigma modulator is proposed to combine the relaxed circuit requirements of single-loop modulators with the stability of traditional multi-loop modulators. Measurement results of the prototype IC confirmed with opamps with loop gain of less than 30dB, SNDR of over 74dB can be achieved. Also proposed is a new single-loop modulator using a delay-free two-step quantizer enabling the input signals beyond the full-scale range to be processed by the loop. The fabricated prototype IC achieves over 75dB SNDR by allowing signals up to +5dBFS input signals. Third, is a modified dual-slope ADC which achieves first-order quantization noise-shaping. Combined as the quantizer of a second-order delta-sigma loop, the fabricated prototype IC achieves third-order noise shaping with 78dB peak SNDR.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2018
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a Oregon State University. $3 560908
773 0 $t Dissertation Abstracts International $g 72-03B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3441896 $z click for full text (PQDT)