國立虎尾科技大學 |

Novel Structures for High-Speed Delta-Sigma Data Converters.

紀錄類型:	書目-語言資料,手稿 : Monograph/item
正題名/作者:	Novel Structures for High-Speed Delta-Sigma Data Converters./
作者:	Chae, Jeong Seok.
面頁冊數:	1 online resource (102 pages)
附註:	Source: Dissertation Abstracts International, Volume: 72-06, Section: B, page: 3611.
Contained By:	Dissertation Abstracts International72-06B.
標題:	Electrical engineering. -
電子資源:	click for full text (PQDT)
ISBN:	9781124596242

Novel Structures for High-Speed Delta-Sigma Data Converters.
Chae, Jeong Seok.

Novel Structures for High-Speed Delta-Sigma Data Converters. - 1 online resource (102 pages)

Source: Dissertation Abstracts International, Volume: 72-06, Section: B, page: 3611.

Thesis (Ph.D.)

Includes bibliographical references

This item is not available from ProQuest Dissertations & Theses.

As CMOS processes keep scaling down devices, the maximum operating frequencies of CMOS devices increase, and hence circuits can process very wide band signals. Moreover, the small physical dimensions of transistors allow the placing of many more blocks into a single chip, including highly accurate analog blocks and complicated digital blocks, which can process audio to communication data. Nowadays, wideband and low-power data converter is mandatory for mobile applications which need a bridge between analog and digital blocks.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018

Mode of access: World Wide Web

ISBN: 9781124596242Subjects--Topical Terms:

596380
Electrical engineering.
Index Terms--Genre/Form:

554714
Electronic books.

Novel Structures for High-Speed Delta-Sigma Data Converters.
LDR:03078ntm a2200373Ki 4500 001 912017
005 20180605073452.5
006 m o u
007 cr mn||||a|a||
008 190606s2011 xx obm 000 0 eng d
020 $a 9781124596242
035 $a (MiAaPQ)AAI3452544
035 $a AAI3452544
040 $a MiAaPQ $b eng $c MiAaPQ
099 $a TUL $f hyy $c available through World Wide Web
100 1 $a Chae, Jeong Seok. $3 1184181
245 1 0 $a Novel Structures for High-Speed Delta-Sigma Data Converters.
264 0 $c 2011
300 $a 1 online resource (102 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertation Abstracts International, Volume: 72-06, Section: B, page: 3611.
500 $a Adviser: Gabor C. Temes.
502 $a Thesis (Ph.D.) $c Oregon State University $d 2011.
504 $a Includes bibliographical references
506 $a This item is not available from ProQuest Dissertations & Theses.
520 $a As CMOS processes keep scaling down devices, the maximum operating frequencies of CMOS devices increase, and hence circuits can process very wide band signals. Moreover, the small physical dimensions of transistors allow the placing of many more blocks into a single chip, including highly accurate analog blocks and complicated digital blocks, which can process audio to communication data. Nowadays, wideband and low-power data converter is mandatory for mobile applications which need a bridge between analog and digital blocks.
520 $a In this dissertation, low-power and wideband techniques are proposed. An embedded-adder quantizer with dynamic preamplifier is proposed to achieve power-efficient operation. Various double-sampling schemes are studied, and novel schemes are presented to achieve wideband operation without noise folding effect. To reduce timing delay and idle tones, a high speed DEM which alternates two sets of comparator references is proposed. Multi-cell architecture is studied to insure higher performance when the number of modulators increases.
520 $a 0.18 mm double-poly/4-metal CMOS process was used to implement a prototype IC. 20 MHz signal bandwidth was achieved with a 320 MHz sampling clock. The peak SNDR was 63 dB. The figure-of-merit FoM = P/(2*BW*2ENOB) was 0.35 pJ/conversion, with a 16 mW power consumption. Measurement results show that the proposed design ideas are useful for low-power and wideband delta-sigma modulators which have low OSR.
520 $a A second-order noise-coupled modulator with an embedded-zero optimization was proposed to reduce power consumption by eliminating some of the integrators. This architecture makes easier the implementation of the small feedback capacitors for high OSR modulators.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2018
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a Oregon State University. $3 560908
773 0 $t Dissertation Abstracts International $g 72-06B.
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3452544 $z click for full text (PQDT)