語系:
繁體中文
English
說明(常見問題)
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
Techniques suitable for on chip impl...
~
Iowa State University.
Techniques suitable for on chip implementation and ADC Built-in Self-test solutions for low cost and accurate ADC testing.
紀錄類型:
書目-語言資料,手稿 : Monograph/item
正題名/作者:
Techniques suitable for on chip implementation and ADC Built-in Self-test solutions for low cost and accurate ADC testing./
作者:
Duan, Jingbo.
面頁冊數:
1 online resource (142 pages)
附註:
Source: Dissertation Abstracts International, Volume: 73-05, Section: B, page: 3134.
Contained By:
Dissertation Abstracts International73-05B.
標題:
Electrical engineering. -
電子資源:
click for full text (PQDT)
ISBN:
9781267151827
Techniques suitable for on chip implementation and ADC Built-in Self-test solutions for low cost and accurate ADC testing.
Duan, Jingbo.
Techniques suitable for on chip implementation and ADC Built-in Self-test solutions for low cost and accurate ADC testing.
- 1 online resource (142 pages)
Source: Dissertation Abstracts International, Volume: 73-05, Section: B, page: 3134.
Thesis (Ph.D.)
Includes bibliographical references
This item is not available from ProQuest Dissertations & Theses.
As the development of System on Chip (SoC) technique, more different functions are integrated on a single chip. Testing such complex devices needs more complex and expensive measurement instruments and long testing time. Specifically, test cost of analog and RF circuits is considered as one of the challenges in the International Technology Roadmap for Semiconductors (ITRS) reports. Analog to digital converter (ADC) is one of the most important analog and mixed signal (AMS) blocks in SoC. Accurate and cost-effective testing of ADCs becomes significantly more challenging, as more functions are implemented in SoC and as customers demanding higher performance. In addition, lack of access to internal analog nodes, difficulty in maintaining signal integrity driving accurate signals on and off chip make testing of these every harder. Therefore, rising test cost and testability of deeply embedded ADCs and other analog and AMS circuits are two of challenges.
Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018
Mode of access: World Wide Web
ISBN: 9781267151827Subjects--Topical Terms:
596380
Electrical engineering.
Index Terms--Genre/Form:
554714
Electronic books.
Techniques suitable for on chip implementation and ADC Built-in Self-test solutions for low cost and accurate ADC testing.
LDR
:04100ntm a2200385Ki 4500
001
912021
005
20180605073452.5
006
m o u
007
cr mn||||a|a||
008
190606s2011 xx obm 000 0 eng d
020
$a
9781267151827
035
$a
(MiAaPQ)AAI3494018
035
$a
(MiAaPQ)iastate:12362
035
$a
AAI3494018
040
$a
MiAaPQ
$b
eng
$c
MiAaPQ
099
$a
TUL
$f
hyy
$c
available through World Wide Web
100
1
$a
Duan, Jingbo.
$3
1184186
245
1 0
$a
Techniques suitable for on chip implementation and ADC Built-in Self-test solutions for low cost and accurate ADC testing.
264
0
$c
2011
300
$a
1 online resource (142 pages)
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
500
$a
Source: Dissertation Abstracts International, Volume: 73-05, Section: B, page: 3134.
500
$a
Adviser: Degang Chen.
502
$a
Thesis (Ph.D.)
$c
Iowa State University
$d
2011.
504
$a
Includes bibliographical references
506
$a
This item is not available from ProQuest Dissertations & Theses.
520
$a
As the development of System on Chip (SoC) technique, more different functions are integrated on a single chip. Testing such complex devices needs more complex and expensive measurement instruments and long testing time. Specifically, test cost of analog and RF circuits is considered as one of the challenges in the International Technology Roadmap for Semiconductors (ITRS) reports. Analog to digital converter (ADC) is one of the most important analog and mixed signal (AMS) blocks in SoC. Accurate and cost-effective testing of ADCs becomes significantly more challenging, as more functions are implemented in SoC and as customers demanding higher performance. In addition, lack of access to internal analog nodes, difficulty in maintaining signal integrity driving accurate signals on and off chip make testing of these every harder. Therefore, rising test cost and testability of deeply embedded ADCs and other analog and AMS circuits are two of challenges.
520
$a
Instrumentation cost and test time are the two most significant contributors of the total ADC test cost. Researches on new techniques for reducing either part of the test cost are valuable. In addition to reducing the cost of traditional ADC testing procedure, practical low-cost Built-In Self-Test (BIST) is another way to reduce test cost. Not only reduce test cost, BIST can also address the testability problem of deeply embedded ADCs.
520
$a
This work presents new techniques for reducing ADC test cost and a practical low cost BIST solution. The first technique is testing ADC spectral performance without dedicated hardware and data acquisition, which almost eliminates test cost of spectral performance test while maintaining the accuracy. The second technique is testing ADCs' noise performance from DNL existing test data, which also greatly reduce the noise test cost. The third technique is testing ADC spectral performance in real time with data acquisition, which dramatically reduces computation complexity and test time. All these techniques were developed from rigorous theory analysis and validated with experiments. Although these techniques are validated with stand alone ADC measurements, they all have potentials to be implemented on chip for ADC BIST. In the proposed BIST solution, low overhead stimulus generators and control scheme are designed with small transistor count. The BIST is implemented in transistor level. Combined Cadence and Matlab simulation results showed the BIST was able to test a 16-bit ADC to 16 bit accuracy level. These results demonstrate that accurate BIST of deeply embedded AMS blocks may be practically implemented on chip with very low overhead.
533
$a
Electronic reproduction.
$b
Ann Arbor, Mich. :
$c
ProQuest,
$d
2018
538
$a
Mode of access: World Wide Web
650
4
$a
Electrical engineering.
$3
596380
650
4
$a
Computer engineering.
$3
569006
655
7
$a
Electronic books.
$2
local
$3
554714
690
$a
0544
690
$a
0464
710
2
$a
ProQuest Information and Learning Co.
$3
1178819
710
2
$a
Iowa State University.
$b
Electrical and Computer Engineering.
$3
1179387
773
0
$t
Dissertation Abstracts International
$g
73-05B.
856
4 0
$u
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3494018
$z
click for full text (PQDT)
筆 0 讀者評論
多媒體
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入