國立虎尾科技大學 |

High Efficiency Wideband Low-Power Delta-Sigma Modulators.

紀錄類型:	書目-語言資料,手稿 : Monograph/item
正題名/作者:	High Efficiency Wideband Low-Power Delta-Sigma Modulators./
作者:	Lee, Sang Hyeon.
面頁冊數:	1 online resource (109 pages)
附註:	Source: Dissertation Abstracts International, Volume: 74-01(E), Section: B.
Contained By:	Dissertation Abstracts International74-01B(E).
標題:	Electrical engineering. -
電子資源:	click for full text (PQDT)
ISBN:	9781267618658

High Efficiency Wideband Low-Power Delta-Sigma Modulators.
Lee, Sang Hyeon.

High Efficiency Wideband Low-Power Delta-Sigma Modulators. - 1 online resource (109 pages)

Source: Dissertation Abstracts International, Volume: 74-01(E), Section: B.

Thesis (Ph.D.)

Includes bibliographical references

This item is not available from ProQuest Dissertations & Theses.

DeltaSigma analog-to-digital converters traditionally have been used for low speed, high resolution applications such as measurements, sensors, voice and audio systems. Through continued device scaling in CMOS technology and architectural and circuit level design innovations, they have even become popular for wideband, high dynamic range applications such as wired and wireless communication systems. Therefore, power efficient wideband low power DeltaSigma data converters that bridges analog and digital have become mandatory for popular mobile applications today.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018

Mode of access: World Wide Web

ISBN: 9781267618658Subjects--Topical Terms:

596380
Electrical engineering.
Index Terms--Genre/Form:

554714
Electronic books.

High Efficiency Wideband Low-Power Delta-Sigma Modulators.
LDR:03293ntm a2200361Ki 4500 001 912023
005 20180605073452.5
006 m o u
007 cr mn||||a|a||
008 190606s2012 xx obm 000 0 eng d
020 $a 9781267618658
035 $a (MiAaPQ)AAI3528648
035 $a AAI3528648
040 $a MiAaPQ $b eng $c MiAaPQ
099 $a TUL $f hyy $c available through World Wide Web
100 1 $a Lee, Sang Hyeon. $3 1184188
245 1 0 $a High Efficiency Wideband Low-Power Delta-Sigma Modulators.
264 0 $c 2012
300 $a 1 online resource (109 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertation Abstracts International, Volume: 74-01(E), Section: B.
500 $a Adviser: Gabor C. Temes.
502 $a Thesis (Ph.D.) $c Oregon State University $d 2012.
504 $a Includes bibliographical references
506 $a This item is not available from ProQuest Dissertations & Theses.
520 $a DeltaSigma analog-to-digital converters traditionally have been used for low speed, high resolution applications such as measurements, sensors, voice and audio systems. Through continued device scaling in CMOS technology and architectural and circuit level design innovations, they have even become popular for wideband, high dynamic range applications such as wired and wireless communication systems. Therefore, power efficient wideband low power DeltaSigma data converters that bridges analog and digital have become mandatory for popular mobile applications today.
520 $a In this dissertation, two architectural innovations and a development and realization of a state-of-the-art DeltaSigma analog to digital converter with effective design techniques in both architectural and circuit levels are presented. The first one is timing-relaxed double noise coupling which effectively provides 2nd order noise shaping in the noise transfer function and overcomes stringent timing requirement for quantization and DEM. The second one presented is a noise shaping SAR quantizer, which provides one order of noise shaping in the noise transfer function. It uses a charge redistribution SAR quantizer and is applied to a timing-relaxed low-distortion DeltaSigma modulator which is suitable for adopting SAR quantizer.
520 $a Finally a cascade switched capacitor DeltaSigma analog-to-digital converter suitable for WLAN applications is presented. It uses a noise folding free double sampling technique and an improved low-distortion architecture with an embedded-adder integrator. The prototype chip is fabricated with a double poly, 4 metal, 0.18microm CMOS process. The measurement result achieves 73.8 dB SNDR over 10 MHz bandwidth. The figure of merit defined by FoM = P/(2 x BW x 2ENOB) is 0.27 pJ/conv-step. The measurement results indicate that the proposed design ideas are effective and useful for wideband, low power DeltaSigma analog-to-digital converters with low oversampling ratio.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2018
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a Oregon State University. $3 560908
773 0 $t Dissertation Abstracts International $g 74-01B(E).
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3528648 $z click for full text (PQDT)