國立虎尾科技大學 |

Iterative Gain Enhancement in a Power-Efficient Algorithmic ADC.

紀錄類型:	書目-語言資料,手稿 : Monograph/item
正題名/作者:	Iterative Gain Enhancement in a Power-Efficient Algorithmic ADC./
作者:	Monk, Timothy Adam.
面頁冊數:	1 online resource (135 pages)
附註:	Source: Dissertation Abstracts International, Volume: 74-07(E), Section: B.
Contained By:	Dissertation Abstracts International74-07B(E).
標題:	Electrical engineering. -
電子資源:	click for full text (PQDT)
ISBN:	9781267969156

Iterative Gain Enhancement in a Power-Efficient Algorithmic ADC.
Monk, Timothy Adam.

Iterative Gain Enhancement in a Power-Efficient Algorithmic ADC. - 1 online resource (135 pages)

Source: Dissertation Abstracts International, Volume: 74-07(E), Section: B.

Thesis (Ph.D.)

Includes bibliographical references

Switched-capacitor (SC) circuits are commonly used in applications such as data conversion and filtering. With low supply voltages and low intrinsic transistor gain in modern CMOS processes, building high-gain op amps that are needed in accurate switched-capacitor circuits is difficult. As technology becomes more advanced, fT increases, which makes op amps faster. However, more advanced processes also give reduced intrinsic transistor gain, and this trend increases errors in feedback circuits. A number of switched-capacitor gain-enhancement techniques exist, which increase the accuracy of op-amp-based circuits by storing the state of the circuit on a capacitor and using the voltage on this capacitor during extra clock phases to correct the output. However, previous SC gain-enhancement techniques achieve limited effective gain.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018

Mode of access: World Wide Web

ISBN: 9781267969156Subjects--Topical Terms:

596380
Electrical engineering.
Index Terms--Genre/Form:

554714
Electronic books.

Iterative Gain Enhancement in a Power-Efficient Algorithmic ADC.
LDR:03149ntm a2200361Ki 4500 001 912026
005 20180605073452.5
006 m o u
007 cr mn||||a|a||
008 190606s2012 xx obm 000 0 eng d
020 $a 9781267969156
035 $a (MiAaPQ)AAI3555379
035 $a (MiAaPQ)ucdavis:13057
035 $a AAI3555379
040 $a MiAaPQ $b eng $c MiAaPQ
099 $a TUL $f hyy $c available through World Wide Web
100 1 $a Monk, Timothy Adam. $3 1184192
245 1 0 $a Iterative Gain Enhancement in a Power-Efficient Algorithmic ADC.
264 0 $c 2012
300 $a 1 online resource (135 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertation Abstracts International, Volume: 74-07(E), Section: B.
500 $a Adviser: Paul J. Hurst.
502 $a Thesis (Ph.D.) $c University of California, Davis $d 2012.
504 $a Includes bibliographical references
520 $a Switched-capacitor (SC) circuits are commonly used in applications such as data conversion and filtering. With low supply voltages and low intrinsic transistor gain in modern CMOS processes, building high-gain op amps that are needed in accurate switched-capacitor circuits is difficult. As technology becomes more advanced, fT increases, which makes op amps faster. However, more advanced processes also give reduced intrinsic transistor gain, and this trend increases errors in feedback circuits. A number of switched-capacitor gain-enhancement techniques exist, which increase the accuracy of op-amp-based circuits by storing the state of the circuit on a capacitor and using the voltage on this capacitor during extra clock phases to correct the output. However, previous SC gain-enhancement techniques achieve limited effective gain.
520 $a This dissertation presents iterative gain enhancement, a technique that uses multiple clock phases to increase the effective op-amp gain in a switched-capacitor circuit to more than can be achieved with a single application of gain enhancement. Using an op amp that gives only 30-dB loop gain in a feedback circuit without gain enhancement, application of the iterative gain enhancement technique boosts the loop gain to 81 dB.
520 $a A prototype algorithmic analog-to-digital converter (ADC) was designed, fabricated and tested to demonstrate iterative gain enhancement. The algorithmic ADC uses a capacitor sharing and scaling technique, which saves power and reduces errors. The ADC has an active area of 0.75 mm2 in 0.25-mum CMOS and dissipates 16.2 mW of power. Iterative gain enhancement increases SNDR from 44.6 dB to 78.5 dB and SFDR from 45.9 dB to 96.2 dB. Reducing the number of gain-enhancement iterations for the LSBs increases the conversion rate from 3.57 MS/s to 4.65 MS/s with only minor performance degradation.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2018
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a University of California, Davis. $b Electrical and Computer Engineering. $3 1178925
773 0 $t Dissertation Abstracts International $g 74-07B(E).
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3555379 $z click for full text (PQDT)