國立虎尾科技大學 |

Linearizing Techniques for Voltage Controlled Oscillator Based Analog to Digital Converters.

Record Type:	Language materials, manuscript : Monograph/item
Title/Author:	Linearizing Techniques for Voltage Controlled Oscillator Based Analog to Digital Converters./
Author:	Rao, Sachin B.
Description:	1 online resource (113 pages)
Notes:	Source: Dissertation Abstracts International, Volume: 75-01(E), Section: B.
Contained By:	Dissertation Abstracts International75-01B(E).
Subject:	Electrical engineering. -
Online resource:	click for full text (PQDT)
ISBN:	9781303492501

Linearizing Techniques for Voltage Controlled Oscillator Based Analog to Digital Converters.
Rao, Sachin B.

Linearizing Techniques for Voltage Controlled Oscillator Based Analog to Digital Converters. - 1 online resource (113 pages)

Source: Dissertation Abstracts International, Volume: 75-01(E), Section: B.

Thesis (Ph.D.)

Includes bibliographical references

This item is not available from ProQuest Dissertations & Theses.

Voltage controlled oscillator (VCO) based ADC is an important class of time-domain ADC that has gained widespread acceptance due to their several desirable properties. VCO-based ADCs behave like an open-loop continuous time DeltaSigma modulator and achieve excellent resolution by first order noise shaping the quantization error. However, the SNDR of an open-loop VCO-based ADC is severely distortion limited by the voltage-to-frequency tuning characteristics of the VCO. This work examines various techniques that have already been proposed to overcome the VCO tuning non-linearity problem. Two new VCO-based ADC architectures, that overcome the limitations of the conventional approaches, are proposed. In the first approach, the ADC is linearized by forcing the VCO to operate at only two operating points using a front-end two level modulator. With this technique, the linearity is improved without using either a multi-bit feedback DAC or calibration. Fabricated in a 90 nm CMOS process, the prototype ADC achieves better than 71 dB SFDR and 59.1 dB SNDR in 8 MHz signal bandwidth while consuming 4.3 mW power. The ADC achieves a figure of merit of 366 fJ/conv-step, which is comparable with other state of the art time based ADCs. In the second approach, the need for a front-end two level modulator is obviated using linearizers, which introduce an inverse of VCO's voltage to frequency characteristics in the signal path. A deterministic digital calibration unit runs continuously in the background and builds the inverse voltage to frequency transfer function. Implemented in a 90nm CMOS process, this on-chip calibration improves SFDR of the prototype ADC from 46 dB to more than 83 dB. The ADC consumes 4.1 mW power and achieves 73.9 dB SNDR in 5 MHz signal bandwidth resulting in an excellent figure of merit of 101 fJ/conv-step.

Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018

Mode of access: World Wide Web

ISBN: 9781303492501Subjects--Topical Terms:

596380
Electrical engineering.
Index Terms--Genre/Form:

554714
Electronic books.

Linearizing Techniques for Voltage Controlled Oscillator Based Analog to Digital Converters.
LDR:03168ntm a2200337Ki 4500 001 912031
005 20180605073453.5
006 m o u
007 cr mn||||a|a||
008 190606s2013 xx obm 000 0 eng d
020 $a 9781303492501
035 $a (MiAaPQ)AAI3574333
035 $a AAI3574333
040 $a MiAaPQ $b eng $c MiAaPQ
099 $a TUL $f hyy $c available through World Wide Web
100 1 $a Rao, Sachin B. $3 1184201
245 1 0 $a Linearizing Techniques for Voltage Controlled Oscillator Based Analog to Digital Converters.
264 0 $c 2013
300 $a 1 online resource (113 pages)
336 $a text $b txt $2 rdacontent
337 $a computer $b c $2 rdamedia
338 $a online resource $b cr $2 rdacarrier
500 $a Source: Dissertation Abstracts International, Volume: 75-01(E), Section: B.
500 $a Adviser: Pavan Kumar Hanumolu.
502 $a Thesis (Ph.D.) $c Oregon State University $d 2013.
504 $a Includes bibliographical references
506 $a This item is not available from ProQuest Dissertations & Theses.
520 $a Voltage controlled oscillator (VCO) based ADC is an important class of time-domain ADC that has gained widespread acceptance due to their several desirable properties. VCO-based ADCs behave like an open-loop continuous time DeltaSigma modulator and achieve excellent resolution by first order noise shaping the quantization error. However, the SNDR of an open-loop VCO-based ADC is severely distortion limited by the voltage-to-frequency tuning characteristics of the VCO. This work examines various techniques that have already been proposed to overcome the VCO tuning non-linearity problem. Two new VCO-based ADC architectures, that overcome the limitations of the conventional approaches, are proposed. In the first approach, the ADC is linearized by forcing the VCO to operate at only two operating points using a front-end two level modulator. With this technique, the linearity is improved without using either a multi-bit feedback DAC or calibration. Fabricated in a 90 nm CMOS process, the prototype ADC achieves better than 71 dB SFDR and 59.1 dB SNDR in 8 MHz signal bandwidth while consuming 4.3 mW power. The ADC achieves a figure of merit of 366 fJ/conv-step, which is comparable with other state of the art time based ADCs. In the second approach, the need for a front-end two level modulator is obviated using linearizers, which introduce an inverse of VCO's voltage to frequency characteristics in the signal path. A deterministic digital calibration unit runs continuously in the background and builds the inverse voltage to frequency transfer function. Implemented in a 90nm CMOS process, this on-chip calibration improves SFDR of the prototype ADC from 46 dB to more than 83 dB. The ADC consumes 4.1 mW power and achieves 73.9 dB SNDR in 5 MHz signal bandwidth resulting in an excellent figure of merit of 101 fJ/conv-step.
533 $a Electronic reproduction. $b Ann Arbor, Mich. : $c ProQuest, $d 2018
538 $a Mode of access: World Wide Web
650 4 $a Electrical engineering. $3 596380
655 7 $a Electronic books. $2 local $3 554714
690 $a 0544
710 2 $a ProQuest Information and Learning Co. $3 1178819
710 2 $a Oregon State University. $b Electrical and Computer Engineering. $3 1184190
773 0 $t Dissertation Abstracts International $g 75-01B(E).
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3574333 $z click for full text (PQDT)