語系:
繁體中文
English
說明(常見問題)
登入
回首頁
切換:
標籤
|
MARC模式
|
ISBD
High Speed Clock and Data Recovery T...
~
University of Toronto (Canada).
High Speed Clock and Data Recovery Techniques.
紀錄類型:
書目-語言資料,手稿 : Monograph/item
正題名/作者:
High Speed Clock and Data Recovery Techniques./
作者:
Abiri, Behrooz.
面頁冊數:
1 online resource (92 pages)
附註:
Source: Masters Abstracts International, Volume: 51-06.
Contained By:
Masters Abstracts International51-06(E).
標題:
Electrical engineering. -
電子資源:
click for full text (PQDT)
ISBN:
9780494859148
High Speed Clock and Data Recovery Techniques.
Abiri, Behrooz.
High Speed Clock and Data Recovery Techniques.
- 1 online resource (92 pages)
Source: Masters Abstracts International, Volume: 51-06.
Thesis (M.A.Sc.)
Includes bibliographical references
This thesis presents two contributions in the area of high speed clock and data recovery systems. These contributions are focused on the fast phase recovery and adaptive equalization techniques.
Electronic reproduction.
Ann Arbor, Mich. :
ProQuest,
2018
Mode of access: World Wide Web
ISBN: 9780494859148Subjects--Topical Terms:
596380
Electrical engineering.
Index Terms--Genre/Form:
554714
Electronic books.
High Speed Clock and Data Recovery Techniques.
LDR
:02111ntm a2200361Ki 4500
001
912101
005
20180605073454.5
006
m o u
007
cr mn||||a|a||
008
190606s2011 xx obm 000 0 eng d
020
$a
9780494859148
035
$a
(MiAaPQ)AAIMR85914
035
$a
(MiAaPQ)utoronto:30162
035
$a
AAIMR85914
040
$a
MiAaPQ
$b
eng
$c
MiAaPQ
099
$a
TUL
$f
hyy
$c
available through World Wide Web
100
1
$a
Abiri, Behrooz.
$3
1184299
245
1 0
$a
High Speed Clock and Data Recovery Techniques.
264
0
$c
2011
300
$a
1 online resource (92 pages)
336
$a
text
$b
txt
$2
rdacontent
337
$a
computer
$b
c
$2
rdamedia
338
$a
online resource
$b
cr
$2
rdacarrier
500
$a
Source: Masters Abstracts International, Volume: 51-06.
500
$a
Adviser: Ali Sheikholeslami.
502
$a
Thesis (M.A.Sc.)
$c
University of Toronto (Canada)
$d
2011.
504
$a
Includes bibliographical references
520
$a
This thesis presents two contributions in the area of high speed clock and data recovery systems. These contributions are focused on the fast phase recovery and adaptive equalization techniques.
520
$a
The first contribution of this thesis is an adaptive engine for a 2x blind sampling receiver. The proposed adaptation engine is able to find the phase-dependent DFE coefficients of the receiver on the fly.
520
$a
The second contribution is a burst-mode clock and data recovery architecture which uses an analog phase interpolator. The proposed burst-mode CDR is capable of locking to the first data transition it receives. The phase interpolator uses the inherent timing information in the data transition to rotate the phase of a reference clock and align it with the incoming data edge. The feasibility of the concept is demonstrated through fabrication and measurements.
533
$a
Electronic reproduction.
$b
Ann Arbor, Mich. :
$c
ProQuest,
$d
2018
538
$a
Mode of access: World Wide Web
650
4
$a
Electrical engineering.
$3
596380
655
7
$a
Electronic books.
$2
local
$3
554714
690
$a
0544
710
2
$a
ProQuest Information and Learning Co.
$3
1178819
710
2
$a
University of Toronto (Canada).
$b
Electrical and Computer Engineering.
$3
1148628
773
0
$t
Masters Abstracts International
$g
51-06(E).
856
4 0
$u
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=MR85914
$z
click for full text (PQDT)
筆 0 讀者評論
多媒體
評論
新增評論
分享你的心得
Export
取書館別
處理中
...
變更密碼[密碼必須為2種組合(英文和數字)及長度為10碼以上]
登入